THESIS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY

ENERGY-EFFICIENT DIGITAL SIGNAL PROCESSING FOR FIBER-OPTIC COMMUNICATION SYSTEMS

Christoffer Fougstedt

Department of Computer Science and Engineering
Chalmers University of Technology
Göteborg, Sweden, 2019
High-throughput power-efficient DSP for fiber-optic communication Systems
Christoffer Fougstedt
Department of Computer Science and Engineering
Chalmers University of Technology

Abstract

Modern fiber-optic communication systems rely on complex digital signal processing (DSP) and forward error correction (FEC), which contribute to a significant amount of the over-all link power dissipation. Bandwidth demands are evergrowing and circuit technology scaling will due to fundamental reasons come to an end; energy-efficient design of DSP is thus necessary both from a sustainability perspective and a technical perspective. This thesis explores energy-efficient design of the sub-systems that are estimated to contribute to the majority of the receiver application-specific integrated-circuit power dissipation: chromatic-dispersion compensation, dynamic equalization, nonlinearity mitigation, and forward error correction. With a focus on real-time-processing circuit implementation of the considered algorithms, aspects such as finite-precision effects, pipelining, and parallel processing are explored, the impact on compensation and correction performance is investigated, and energy-efficient circuit implementations are developed. The sub-systems are investigated both individually, and in a system context. DSP designs showing significant energy-efficiency improvements are presented, as well as very high-throughput, energy-efficient, FEC designs. The subsystems are also considered in the context of datacenter interconnect links, and it is shown that DSP-based coherent systems are feasible even in power constrained settings.

Keywords: Application Specific Integrated Circuits, Communication Systems, Digital Signal Processing, Fiber Optic Communication, Non-linear Impairment Mitigation, Forward Error Correction
Publications

This thesis is based on the work contained in the following papers:


[J] Christoffer Fougstedt, Oscar Gustafsson, Cheolyong Bae, Erik Börjeson, and Per Larsson-Edefors. “DSP and FEC Power Dissipation in 400G Coherent Data Center Interconnects”, *Manuscript*. 
Related work by the author (not included in this thesis):


# Contents

Abstract iii

Publications v

Acknowledgement xiii

Acronyms xv

1 Introduction 1
  1.1 Thesis Outline 2

2 Fiber-Optic Communication 3
  2.1 Communication Channels 3
     2.1.1 The Fiber-Optic Channel 5
     2.1.2 Employed System Models 9

3 Digital Signal Processing 11
  3.1 CMOS Integrated Circuits 11
     3.1.1 Semi-custom ASIC design 12
  3.2 Digital Signal Processing 13
     3.2.1 DSP Implementation Aspects 16
  3.3 Forward Error Correction 18
     3.3.1 Product-like codes 19
     3.3.2 FEC Implementation Aspects 21

4 Fiber-Optic Communication Sub-systems 23
  4.1 System Power Dissipation 24

5 Contributions 27
  5.1 Problem Statement 27
  5.2 Summary of Contributions 28
  5.3 Future Outlook 30
Included papers A–J

6 Paper A

6.1 Introduction ........................................... 45
6.2 Filter Design Methods ................................ 46
  6.2.1 Preliminaries ..................................... 46
  6.2.2 Direct sampling [6] .............................. 47
  6.2.3 Least-squares optimization [7] ................. 47
  6.2.4 Least-squares constrained optimization [9] .... 48
6.3 FIR Filter Implementation Structures ............... 48
  6.3.1 Parallel Polyphase FIR .......................... 49
  6.3.2 Fast-FIR .......................................... 50
  6.3.3 Overlap Save ..................................... 52
  6.3.4 Fixed-Point Filter Aspects ....................... 53
6.4 Evaluation Setup ...................................... 55
  6.4.1 System Model ..................................... 55
  6.4.2 A/D-Conversion Considerations .................. 56
  6.4.3 Circuit Implementation Flow ..................... 57
  6.4.4 Polyphase vs Fast-FIR for Different Tap Counts 58
6.5 Implementation Results ................................ 59
  6.5.1 Adjustable-Coefficient Filters ................... 61
  6.5.2 Fixed-Coefficient Filters ....................... 64
6.6 Discussion ........................................... 65
  6.6.1 Power Dissipation and BER Performance ........ 67
6.7 Conclusion .......................................... 68
References ............................................. 69

7 Paper B

7.1 Introduction ........................................... 73
7.2 Dynamic Equalizer Structure and Subsystems ........ 74
7.3 VHDL Implementation .................................. 76
7.4 Results and Discussion ................................ 76
7.5 Conclusion .......................................... 79
References ............................................. 79

8 Paper C

8.1 Introduction ........................................... 83
8.2 Time-domain digital back propagation (TD-DBP) ...... 83
8.3 ASIC implementation aspects .......................... 84
8.4 Simulation setup ..................................... 85
8.5 Results and discussion ................................ 88
8.6 Conclusion .......................................... 89
References ............................................. 89
### 13 Paper H

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>13.1 Introduction</td>
<td>145</td>
</tr>
<tr>
<td>13.2 BCH, Product and Staircase Codes</td>
<td>146</td>
</tr>
<tr>
<td>13.3 Component Decoders</td>
<td>147</td>
</tr>
<tr>
<td>13.3.1 Key-Equation Solver (KES)</td>
<td>148</td>
</tr>
<tr>
<td>13.4 Decoder Architecture Overview</td>
<td>149</td>
</tr>
<tr>
<td>13.5 Evaluation Methodology</td>
<td>152</td>
</tr>
<tr>
<td>13.5.1 Decoder Power Dissipation</td>
<td>153</td>
</tr>
<tr>
<td>13.6 Results</td>
<td>155</td>
</tr>
<tr>
<td>13.6.1 Product Decoder Results</td>
<td>155</td>
</tr>
<tr>
<td>13.6.2 Staircase Decoder Results</td>
<td>158</td>
</tr>
<tr>
<td>13.7 Discussion</td>
<td>163</td>
</tr>
<tr>
<td>13.8 Conclusion</td>
<td>163</td>
</tr>
<tr>
<td>References</td>
<td>164</td>
</tr>
</tbody>
</table>

### 14 Paper I

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>14.1 Introduction</td>
<td>169</td>
</tr>
<tr>
<td>14.2 Decoder Algorithm and Architecture</td>
<td>170</td>
</tr>
<tr>
<td>14.3 VLSI Decoder Architecture</td>
<td>170</td>
</tr>
<tr>
<td>14.3.1 Decoder Performance Evaluation</td>
<td>172</td>
</tr>
<tr>
<td>14.3.2 Circuit Implementation and Evaluation</td>
<td>172</td>
</tr>
<tr>
<td>14.4 Results and Discussion</td>
<td>172</td>
</tr>
<tr>
<td>14.5 Conclusion</td>
<td>174</td>
</tr>
<tr>
<td>References</td>
<td>174</td>
</tr>
</tbody>
</table>

### 15 Paper J

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>15.1 Introduction</td>
<td>179</td>
</tr>
<tr>
<td>15.2 System Design</td>
<td>180</td>
</tr>
<tr>
<td>15.3 Implementation of Digital Units</td>
<td>180</td>
</tr>
<tr>
<td>15.4 Methodology</td>
<td>184</td>
</tr>
<tr>
<td>15.5 Results</td>
<td>185</td>
</tr>
<tr>
<td>15.6 Discussion</td>
<td>185</td>
</tr>
<tr>
<td>15.7 Conclusion</td>
<td>186</td>
</tr>
<tr>
<td>References</td>
<td>186</td>
</tr>
</tbody>
</table>
First and foremost, I want to express my deepest gratitude to my main supervisor, Prof. Per Larsson-Edefors. I have not only had the privilege to enjoy his great support, generous sharing of knowledge, and his guiding throughout this endeavor, but I have also had the pleasure to enjoy interesting discussions, good music, literature, and film tips, and in general fun times both in office and abroad during travel. I am forever grateful.

I want to thank my co-supervisor Dr. Lars Svensson for his support, inspiring discussions and ideas, and in-general fun and interesting discussions on a plethora of work- and non-work-related subjects.

I want to thank my former co-supervisor Dr. Pontus Johannison for his support and guidance, my co-supervisor Prof. Magnus Karlsson for all good discussions (especially during conferences, which have truly helped in broadening my knowledge) and his support, and Prof. Jan Jonsson for his support.

During my time as a Ph.D. student, I have had the privilege to enjoy several wonderful collaborations, both in project, cross projects, and also cross universities. I have worked in projects which have been great team efforts, and I am very grateful for all individual contributions. I want to thank Mikael Mazur and Dr. Lars Lundberg, for inspiring collaborations, discussions, contributions, and good times in general. I want to thank Dr. Oscar Gustafsson and Cheolyong Bae for inspiring discussions and their contribution to our joint work. I want to thank Dr. Christian Häger for interesting and inspiring discussions, and his contributions on nonlinearity mitigation and machine learning. I want to thank Dr. Krzysztof Szczerska for sharing his knowledge, interesting discussion, contributions, and in-general inspiring positivity. I want to thank Dr. Alireza Sheikh and Dr. Henrik Eliasson for good discussions and contributions. I want to express my gratitude to my office mates, Dr. Erik Ryman, Dr. Kevin Cushon, Victor Åberg, Erik Börjeson, for all good discussions, fun times, research ideas, collaborations, and coffee. Their contributions have been invaluable, especially during tape-out crunches.

I also want to thank Prof. Alexandre Graell i Amat, Prof. Peter Andrekson, Prof. Erik Agrell, Dr. Jochen Schröder, the Computer Engineering Division, and the FORCE center at Chalmers. I want to thank the Knut and Alice Wallenberg foundation for financial support.
Finally, I want to express my deepest gratitude to my wonderful family, Dan, Carina, Andreas, and my love Klara, for their support throughout this journey. I love you.

Göteborg, 2019
<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>analog-to-digital converter</td>
</tr>
<tr>
<td>ASIC</td>
<td>application-specific integrated circuit</td>
</tr>
<tr>
<td>AWGN</td>
<td>additive white Gaussian noise</td>
</tr>
<tr>
<td>BCH</td>
<td>Bose-Chaudhuri-Hocquenghem</td>
</tr>
<tr>
<td>BD</td>
<td>bounded-distance</td>
</tr>
<tr>
<td>BER</td>
<td>bit-error rate</td>
</tr>
<tr>
<td>BI-AWGN</td>
<td>binary-input additive white Gaussian noise</td>
</tr>
<tr>
<td>BPSK</td>
<td>binary phase-shift keying</td>
</tr>
<tr>
<td>CD</td>
<td>chromatic dispersion</td>
</tr>
<tr>
<td>CDC</td>
<td>chromatic-dispersion compensation</td>
</tr>
<tr>
<td>CMA</td>
<td>constant modulus algorithm</td>
</tr>
<tr>
<td>CMOS</td>
<td>complimentary metal oxide semiconductor</td>
</tr>
<tr>
<td>CPE</td>
<td>carrier-phase estimation</td>
</tr>
<tr>
<td>DBP</td>
<td>digital back propagation</td>
</tr>
<tr>
<td>DCF</td>
<td>dispersion-compensating fiber</td>
</tr>
<tr>
<td>DCI</td>
<td>data-center interconnect</td>
</tr>
<tr>
<td>DSP</td>
<td>digital signal processing</td>
</tr>
<tr>
<td>EDFA</td>
<td>erbium-doped fiber amplifier</td>
</tr>
<tr>
<td>FD-SOI</td>
<td>fully-depleted silicon-on-insulator</td>
</tr>
<tr>
<td>FEC</td>
<td>forward error correction</td>
</tr>
<tr>
<td>FFT</td>
<td>fast Fourier transform</td>
</tr>
<tr>
<td>FIR</td>
<td>finite impulse response</td>
</tr>
<tr>
<td>HD</td>
<td>hard decision</td>
</tr>
<tr>
<td>HDL</td>
<td>hardware description language</td>
</tr>
<tr>
<td>HPC</td>
<td>high-performance computing</td>
</tr>
<tr>
<td>iBDD</td>
<td>iterative bounded-distance decoding</td>
</tr>
<tr>
<td>IFFT</td>
<td>inverse fast Fourier transform</td>
</tr>
<tr>
<td>IIR</td>
<td>infinite impulse response</td>
</tr>
<tr>
<td>IM/DD</td>
<td>intensity-modulation direct detect</td>
</tr>
<tr>
<td>IS</td>
<td>impulse response</td>
</tr>
<tr>
<td>ISI</td>
<td>inter-symbol interference</td>
</tr>
<tr>
<td>KES</td>
<td>key-equation solver</td>
</tr>
<tr>
<td>LDPC</td>
<td>low-density parity check</td>
</tr>
<tr>
<td>Acronym</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
</tr>
<tr>
<td>LFSR</td>
<td>linear-feedback shift register</td>
</tr>
<tr>
<td>LLR</td>
<td>log-likelihood ratio</td>
</tr>
<tr>
<td>LO</td>
<td>local oscillator</td>
</tr>
<tr>
<td>LS-CO</td>
<td>least-squares constrained-optimization</td>
</tr>
<tr>
<td>LS-FB</td>
<td>least-squares full-band</td>
</tr>
<tr>
<td>LUT</td>
<td>lookup table</td>
</tr>
<tr>
<td>MD</td>
<td>minimum-distance</td>
</tr>
<tr>
<td>MIMO</td>
<td>multiple-input multiple-output</td>
</tr>
<tr>
<td>NCG</td>
<td>net coding gain</td>
</tr>
<tr>
<td>OH</td>
<td>overhead</td>
</tr>
<tr>
<td>OMA</td>
<td>optical modulation amplitude</td>
</tr>
<tr>
<td>OOK</td>
<td>on-off keying</td>
</tr>
<tr>
<td>OS</td>
<td>overlap-save</td>
</tr>
<tr>
<td>PAM</td>
<td>pulse-amplitude modulation</td>
</tr>
<tr>
<td>PM</td>
<td>polarization multiplexed</td>
</tr>
<tr>
<td>PMD</td>
<td>polarization-mode dispersion</td>
</tr>
<tr>
<td>QAM</td>
<td>quadrature-amplitude modulation</td>
</tr>
<tr>
<td>QPSK</td>
<td>quadrature phase-shift keying</td>
</tr>
<tr>
<td>RRC</td>
<td>root-raised cosine</td>
</tr>
<tr>
<td>RS</td>
<td>Reed-Solomon</td>
</tr>
<tr>
<td>SD</td>
<td>soft decision</td>
</tr>
<tr>
<td>SIR</td>
<td>signal-to-interference ratio</td>
</tr>
<tr>
<td>SMF</td>
<td>single-mode fiber</td>
</tr>
<tr>
<td>SPS, SaPS</td>
<td>samples per symbol</td>
</tr>
<tr>
<td>SQNR</td>
<td>signal-to-quantization-noise ratio</td>
</tr>
<tr>
<td>SR</td>
<td>scaled reliability</td>
</tr>
<tr>
<td>SSFM</td>
<td>split-step Fourier method</td>
</tr>
<tr>
<td>StPS</td>
<td>steps per span</td>
</tr>
<tr>
<td>TD</td>
<td>time-domain</td>
</tr>
<tr>
<td>VCSEL</td>
<td>vertical-cavity surface-emitting laser</td>
</tr>
<tr>
<td>VHDL</td>
<td>very high speed integrated circuit hardware description language</td>
</tr>
<tr>
<td>VLSI</td>
<td>very-large-scale integration</td>
</tr>
<tr>
<td>WDM</td>
<td>wavelength-division multiplexing</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

While digital signal processing (DSP) and forward error correction (FEC) are corner stones in enabling modern high-throughput fiber-optic communication, DSP and FEC are estimated to contribute a significant amount of overall link energy dissipation [1]. This thesis shows that implementation-focused design of algorithms and architectures can significantly reduce DSP and FEC energy dissipation.

Fiber-optic communication has come a long way since the invention of the low-loss fiber in 1970 [2], and nowadays long-haul networks span the globe. Transmitting data using light is conceptually simple: in its bare essence, we encode ones as high amplitude and zeros as low, and detect the received light. However, modern systems employ complex processing at high speed and put stringent requirements on system design. Coherent intradyne systems [3] revolutionized fiber-optic communication, and are in many ways more similar to typical wireless transmission systems rather than traditional on-off-keying-based optical communication. Coherent systems allow for capture of the full electromagnetical field envelope, and has thus enabled transmission of data on both phase and amplitude, as well as effective compensation of impairments. While traditionally mainly employed in long-haul systems, coherent technologies are expected to find its way into shorter-reach links as well [4, 5].

The fiber-optic communication channel can provide an immense bandwidth, which needs to be used as efficiently as possible in order to meet the ever-increasing demands of the modern digital society. While there is a significant scientific strive for pushing the limits in both reach and system throughput, metrics which are relatively straight-forward to quantify, increasing the throughput is only one side of the coin. Energy, or power efficiency aspects are equally or perhaps, depending on types of links, even more important as traditional performance metrics, but also typically more difficult to quantify, as we are now exploring scenarios where trade-offs come into play. Additionally, feature-size scaling in integrated circuit is—due to both fundamental limits and economical aspects—coming to an end [6], and future circuit technology may
no longer hold a promise for enabling implementation of increasingly advanced algorithms.

Although energy and power efficiency are related, energy and power efficiency requirements has a rather varied impact and needs to be differentiated. For example, on a micro scale, power efficiency is a key aspect due to packaging requirements, and thus of utmost concern in short range links such as data center interconnects, which are typically rather densely packed. On the other hand, energy efficiency is important on a macro scale; bandwidth demands of communication systems are rapidly rising, and energy efficiency considerations are thus of utmost importance in order to allow for sustainable development of the modern digital society.

In this thesis, we explore DSP and FEC algorithms and implementations which rather than pushing a single boundary, such as reach or throughput, strives towards achieving a trade-off between reach, throughput, and energy efficiency. Whereas both DSP and FEC algorithms are typically integrated in a single chip using digital logic, their behavior and thus implementation considerations may be vastly different. DSP algorithms typically operate in a stream-processing fashion, while commonly considered FEC schemes consists of both error detection and correction, where the correction logic is only used if errors are found. Essentially, DSP algorithms can be considered a part of the communication channel, which attempts to counteract systematic impairments, whereas FEC acts on message decisions, and attempts to counteract random errors in the transmitted information stream. Finally, we also explore system-level power dissipation aspects with a focus on coherent datacenter interconnect (DCI) links.

1.1 Thesis Outline

This thesis is structured as follows. Ch. 2 provides an introduction to channel models in general, and fiber-optic channel models in particular. The models and the approaches used in this work are discussed. Ch. 3 explores design and implementation of digital signal processing and forward error correction for fiber-optic communication, with a focus on modern semi-custom application-specific integrated-circuit design. Ch. 4 discusses fiber-optic communication systems with a focus on energy and power dissipation, focusing on the sub-systems relevant to this work. Ch. 5 summarizes the contributions of the included papers, and provides a future outlook. Finally, the included papers (paper A–J) are presented.
Chapter 2

Fiber-Optic Communication

In its bare essence, fiber optic communication encodes data on light, which is propagated through an optical fiber and detected at the receiving end. While the principle may sound simple, modern fiber optic communication systems rely on several complex subsystems in order to achieve reliable, high-throughput communication. Thus, we need to approach system design using a divide-and-conquer approach, and system models are therefore necessary. This chapter provides an introduction to communication channel models in general, and fiber-optic communication in particular, focusing on aspects relevant to this thesis. There are a wide variety of effects that impact system performance, including, but not limited to, optical impairments such as chromatic dispersion (CD), electrical impairments such as receiver bandwidth limitations, and non-idealities in signal processing. In addition, fiber optic communication systems often operate using wavelength-division multiplexing (WDM), and there are several cross-channel impairments that affect the system performance. However, the focus of this thesis is implementation aspects of DSP and FEC; we thus mainly concern ourselves with single-channel and DSP impairments.

2.1 Communication Channels

In the 1940’s, Claude Shannon showed, using a general communication channel model, that an arbitrarily low error probability is achievable—even though the transmitted data is corrupted by noise—as long as the rate of transmission does not exceed the channel capacity [7]. However, he did not show how to practically approach this capacity bound. While the communication systems of today are vastly more advanced than those of concern in the early works, the models and ideas remain relevant to this day.
Chapter 2. Fiber-Optic Communication

We want to transmit information from point A (the source) to point B (the destination), we assume that the information bitstream is uniformly distributed (and thus need not to concern ourselves with source coding). In order to do this, we need a transmitter (mapping data to a signaling scheme), a medium to communicate over, and a receiver (demapping signals to data). At the days of the foundation of communication theory, the transistor was in its infancy, and tubes were mainstream technology; DSP implementation aspects were thus for obvious reasons not taken into account. While we typically consider DSP a part of the receiver (and transmitter) system, effects such as for example rounding errors and non-ideal algorithm implementation adds noise and impairments, and can thus, from a demodulation and error correction viewpoint, be seen as a part of the communication channel. In this thesis, we focus on the receiver DSP and FEC.

Since the systems are complex, communication system models are required in order to allow for effective design and analysis of systems and algorithms. Since the focus here are implementation of DSP and FEC, we are interested in simple models that allows us to single out effects that appear in our implementations. Focusing on FEC, two useful, yet very simple, channel models are the binary-symmetric channel (BSC) and the binary-input additive white Gaussian noise channel (BI-AWGN), which are useful in designing and evaluating FEC schemes for hard-decision decoding and soft-decision decoding, respectively, assuming that long interleavers are used to decorrelate remaining impairments with temporal memory.

In the BSC, binary data is transmitted with a certain random, memoryless crossover probability, \( p \). The probability of a transmitted bit being correct is thus \( 1 - p \). The channel capacity is the maximum of the mutual information (the amount of information of one random variable that can be obtained by the observation of another) of the channel input and output, over all possible input distributions; in the case of BSC, the capacity is [8, Ch. 1]

\[
C_{BSC} = 1 - H(p)
\]  

(2.1)

bits per channel use, where \( H(p) \) is the binary entropy function, and \( p \) is the crossover probability. Capacity is zero if \( p = 0.5 \). At other bit-error probabilities, error-free communication is theoretically possible, albeit at low rates. In practice, with realistic block lengths, we need to operate at a margin from the capacity limit (often referred to as the hard-decision Shannon limit); however, modern codes such as staircase codes [9] can approach the limit rather closely. For example, a \( R=0.94 \) staircase code can provide essentially error-free operation at a bit-error rate of \( 4.7 \cdot 10^{-3} \) [10]; the corresponding channel capacity at this BER is 0.96.

The BI-AWGN channel accepts binary inputs coded as +1 or -1, (commonly referred to as binary phase-shift keying (BPSK)), and outputs the transmitted value plus the added noise. Here, we can obtain both the estimated bits and per-bit reliabilities; since we have more information, intuitively we should be able to improve performance and obtain a higher capacity, which is indeed
the case [8, Ch. 1]. In the case of the BI-AWGN channel, we cannot obtain a closed-form expression, and calculating the capacity requires numerical integration [8, Ch. 1].

Although simplistic, the mentioned channel models are nevertheless useful in designing FEC for fiber-optic systems, as the BSC and the BI-AWGN capacities give the upper bound for decoders operating under the memoryless channel assumption using BPSK (or quarternary phase-shift keying (QPSK), as I and Q are orthogonal), and hard-decision decoding or soft-decision decoding, respectively. In the case of coherent dispersion-unmanaged links, the Gaussian noise model [11] has been shown to be rather accurate [12, 13]; the output from a link operating in the pseudo-linear regime, with properly designed DSP chain, and long pseudo-random interleaving can thus be assumed to behave similar to the simple models. It should be noted that this approach is suboptimal, since the capacity of a channel with memory is higher than the interleaved channel [14]. However, such code design is not considered in this thesis.

In the code rates of interest for current fiber-optic communication systems (R=0.7–0.95), soft-decision decoding can theoretically achieve approximately 1.1–1.5 dB of additional coding gain in comparison to hard-decision decoding [8, Ch. 1]. So why consider hard-decision decoding? In this thesis, for two main reasons: some simple fiber-optic systems, such as direct detection optical interconnects, do not allow for capture of soft information, and hard-decision decoding is less complex and lends itself well to high-throughput, low-power implementations.

### 2.1.1 The Fiber-Optic Channel

While simple channel models are useful in designing FEC schemes, such approaches rely on proper compensation of impairments in the fiber. Thus, more elaborate channel models are required in the design and evaluation of DSP algorithms. In general, experimental approaches are desirable to evaluate real-world performance. However, an experimental setup is essentially an all or nothing approach: it is in many cases not possible to single out the impact of a certain design parameter or choice. Here, we focus on single-channel impairments as we want to isolate DSP effects, and current (and, regarding circuits, for the foreseeable future) technology does not allow for integration of full WDM processing in real time. The main focus of this thesis is coherent systems, which allows for capture of the full electromagnetic field envelope and thus the use of advanced phase-amplitude modulation formats and digital signal processing. In addition, coherent receivers widely employ polarization-diverse transmission and thus 4-dimensional modulation (although often treated as $2 \times 2$-dimensional modulation). Fig. 2.1 shows an example of a DSP-based coherent receiver frontend. The input is split into two polarizations using a polarization beam splitter, and is mixed with a local oscillator laser (LO) and separated into in-phase and quadrature components using a $90^\circ$ hybrid. The light is then detected and digi-
Chapter 2. Fiber-Optic Communication

Figure 2.1: Block diagram of a coherent DSP-based receiver.

Optimized using photodiodes and analog-to-digital converters (ADC). Fig. 2.2 shows constellation diagrams of commonly employed modulation formats, where on-off keying is typically employed in traditional one-polarization intensity modulation direct-detect (IM/DD) systems while QPSK or 16-quadrature amplitude modulation (QAM) is often employed in both x- and y-polarization in coherent systems. The considered systems commonly operate in the C-band region (centered approximately around a wavelength of 1550 nm); at this region, fibers with a loss as low as 0.2 dB/km has been available since the end of the 1970’s [15].

In the single-channel, single-polarization case, the fiber-optic channel can be modeled using the nonlinear Schrödinger equation [16, Ch. 2]:

$$\frac{\partial A}{\partial z} = (\hat{D} + \hat{N}) A = \left(-j\beta_2 \frac{\partial^2}{\partial t^2} - \frac{\alpha}{2} \right) A + j\gamma |A|^2 A,$$

where $\beta_2$ is the group-velocity dispersion parameter, $\alpha$ is the attenuation of the fiber, and $\gamma$ is the nonlinear coefficient. If a polarization-multiplexed system is considered, the equation can be modified into the Manakov equation [17] which takes into account the power in both polarizations; nevertheless, the underlying behavior is similar and, for the sake of clarity, we will focus on the single-channel case. The equations consists of two major parts, the linear ($\hat{D}$) and the nonlinear ($\hat{N}$) parts, where the linear parts include the effect of chromatic dispersion (first term) and fiber attenuation (second term), while the nonlinear part models the nonlinear phase shift. We cannot obtain a closed-form solution of the equations, and we need to resort to numerical methods for solving. A common approach is to assume that, given short enough propagation, the linear and nonlinear parts can be assumed to act independently. We here simulate propagation by slicing the fiber into very small linear steps, with nonlinear operations intertwined. The linear steps are solved in the frequency domain, while the nonlinear steps are solved in the time domain; this is referred to as the split-step Fourier method [16, Ch. 2].

Chromatic dispersion, caused by the wavelength dependency of the fiber refractive index and thus different propagation speeds for the spectral compo-
2.1. Communication Channels

Figure 2.2: Constellation diagrams showing on-off keying, quaternary phase-shift keying, and 16-quadrature amplitude modulation. On-off keying is phase agnostic, while the other formats require phase recovery. Here, gray labelling is employed.

nents of the transmitted pulses, results in broadening of the transmitted symbols, causing the symbols to overlap and thus inter-symbol interference (ISI) which needs to be corrected. The resulting ISI causes a significant amount of symbols to overlap, in long-haul links, typically in the order of hundreds of symbols. Due to the attenuation, the signal requires amplification; however, these amplifiers add noise to the signal. The refractive index of the fiber is also power dependent, which in combination with chromatic dispersion causes distributed power-dependent phase rotation of the transmitted signal, and thus causing a nonlinear response with memory.

In addition to chromatic dispersion, the propagating wave is also affected by polarization-mode dispersion (PMD). The refractive index varies with polarization due to nonidealities in manufacturing and mechanical stress, which leads to an over-fiber polarization-varying dispersion and distributed polarization rotations, and thus pulse proadening. As this effect depends on external factors, such as temperature and vibrations, this effect needs to be compensated for using dynamic equalization. Additionally, since the effect causes interference both in time and over polarizations, both polarizations needs to be taken into account when compensating for PMD. Typically, PMD changes rather slowly [18]; however, there may be sudden rather rapid changes in state-of-polarization due to mechanical stress [19] or lightning strikes [20]. There are several approaches to modeling PMD and state-of-polarization rotation effects (for example, [21, 22]); however, sparsely occurring events which cause rapid changes may affect performance significantly. Instead, it may in many cases more useful to evaluate compensating algorithms by evaluating the tracking of a deterministic rotation, as this approach yields a clear comparable algorithm performance metric.

As earlier mentioned, fiber-optic communication suffers from noise. Typically, coherent transmission systems are limited by the added amplified spontaneous emission noise in amplifiers [23, Ch. 16], whereas short-reach IM/DD
systems are commonly limited by thermal noise [23, Ch. 4]. In long-haul applications, lumped erbium-doped fiber amplifiers (EDFA) are commonly employed with amplifiers distributed along the link. Thus, when nonlinearities are taken into account, noise needs to be added at each simulated amplification point as nonlinear signal-noise interaction is important. On the other hand, if only linear single-channel effects are taken into account, noise can be added to a single point in the simulated fiber. The quantum limit regarding EDFA is a noise figure of 3 dB [23, Ch. 7]; commercial units with a noise figure of < 5 dB are available [24, 25]. In addition, in the case of dispersion unmanaged links (where the bulk CD compensation is performed digitally), uncompensated nonlinearities may be modeled as additive Gaussian noise [11, 26, 27]. However, since some of the nonlinear effects are deterministic, compensation of nonlinearities is possible and can yield better system performance. Another important noise-like effect, which is not due to the fiber-optic channel itself but rather analog-to-digital (ADC) and digital-to-analog converters (DAC), and DSP, is quantization of the signal and numerical rounding in the implemented algorithms. It is important to discern between signal rounding and rounding of static coefficients, as the latter leads to static errors (for example, filter-coefficient rounding causes deviation in filter response). In case of signal rounding, the effects are clearly signal-dependent and deterministic; however, it is in many cases useful to treat quantization as random noise.

In modern systems, free-running transmitter and receiver lasers are employed, which is referred to as intradyne systems. The lasers suffer from phase noise and frequency drifts which requires compensation in the receiver. Commonly, the compensation is split into two stages: frequency offset compensation and phase-noise compensation. For example, in [28], coarse carrier recovery is performed early on in the chain, and fine carrier recovery is performed later on to handle more rapid fluctuates. The frequency offset of the lasers cause an offset of the digitized spectrum, and be modeled as a static offset. Phase-noise is typically modeled as a Brownian walk of the phase in the signal [29].

If we disregard FEC for a while, increasing reach requires increasing the SNR and thus either reducing noise or increasing input power. However, the fiber is nonlinear, and increased launch power increases nonlinear impairments. Nonlinear signal-signal interaction is deterministic and can be compensated for, given that we know the received interacting signal. In practice, receiver bandwidth is rather limited (state-of-the-art A/D conversion can achieve around 90 Gsamp/s [30]), and we are thus limited to compensating in-band interactions. Even in this case, effective algorithms are quite complicated and even if we assume full knowledge of the entire WDM spectrum and perfect nonlinearity compensation, we are eventually limited by nonlinear signal-noise interaction [31]. Thus, in order to increase reach, we need to be able to correct bit errors at the output using forward error correction. Modern forward error correction schemes can operate fractions of dB from the Shannon limit; however, even relatively weak codes such as the Reed-Solomon codes used in older generation long-haul systems may improve performance significantly. In modern
long-haul coherent systems, it is common to use high coding gain soft-decision systems based on low-density parity check (LDPC) codes or turbo-product codes. For shorter reach systems, hard-decision decoded product or staircase codes are commonly considered.

### 2.1.2 Employed System Models

Since the focus of this thesis is energy-efficient DSP and FEC algorithms and implementations for fiber-optic communication systems, the goal is low-power, good compensation and correction rather than striving for the best possible performance. Thus, as earlier mentioned, rather than having advanced models which captures all possible effects and impairments in realistic systems, we want models that present an (from the algorithm perspective) idealized case and focus on the relative performance and power dissipation of the algorithms.

In **Paper A**, we focus on the effect of non-ideal filter implementation (finite length effects and rounding due to limited word length) and we employ a dispersive AWGN channel to estimate performance loss to the ideal case. The model is also employed to generate test data with proper statistics for power simulation of the circuit implementation. **Paper B** focuses on implementation of dynamic equalization, and we here instead use a linear AWGN channel with deterministically rotating state-of-polarization of a varied angular velocity, which allows us to quantify the performance of the parallel, pipelined dynamic equalizer implementation as well as the performance reduction due to computational simplification.

**Paper C–F** focuses on nonlinear mitigation. Here, a single-channel, single-polarization nonlinear split-step Fourier method model with lumped amplification are employed. The model presents a best-case scenario for nonlinear mitigation algorithms, and allows us to quantify the effect of both signal and coefficient rounding errors as well as arithmetic simplification. Additionally, in the papers concerning circuit implementation, the models are also employed to generate power simulation test vector with proper switching statistics.

In contrast to the other papers, **Paper G** focuses on simple IM/DD VCSEL-based links, which employ hard-decision slicers and are commonly limited by thermal noise. The channel is thus assumed to behave as a BSC channel. In addition, since errors are very sparse at the assumed power levels, the power dissipation is evaluated in an error-free channel with uniformly distributed encoded data. **Paper H** also considers hard-decision decoding, and thus a BSC channel; however, here the bit-error rate is much higher and has a significant impact on decoder utilization and therefore also power, and is thus included in the evaluations. **Paper I** uses soft information to assist the decoders. Here, we employ a BI-AWGN channel. The output of the channel is quantized to data and single-bit reliability before being inputted to the decoder.

Finally, **Paper J** considers system-level aspects and employs a linear, dispersive channel with phase noise. All considered algorithms are instantiated in context and operates on the previous-algorithm processed data. For the FEC
considerations, hard-decision decoding with long interleaving is assumed, and FEC is thus evaluated separately at the estimated channel output BER. The model is also used to generate test data for power simulation of the included algorithms.
Chapter 3

Digital Signal Processing

While DSP can be implemented using many different technologies such as DSP processors, field-programmable gate arrays (FPGA), and application-specific integrated circuits (ASIC), at the high throughput requirements and energy and power limitations, only ASICs are feasible for practical systems; ASIC design is thus the underlying consideration of this thesis. Modern ASICs contain millions of transistors, and circuit implementation is clearly a daunting task. This chapter provides an introduction to CMOS integrated circuits, and semi-custom ASIC design, as well as algorithm implementation consideration. The focus is primarily on real-time ASIC implementation; however, it should be noted that the implementation considerations discussed here are relevant for other DSP implementation styles as well.

3.1 CMOS Integrated Circuits

Complementary metal-oxide semiconductor (CMOS) integrated circuits is a key enabler of very large scale integration (VLSI) circuits. CMOS provides dense integration and by virtue of to the complimentary pair operation, the possibility of very low power dissipation; CMOS has therefore become the mainstay technology in digital integrated circuit design. An essential benefit is that the complimentary operation provides no direct path from the supply rail to ground. Thus, when signals are static, the only current that flows is due to leakage. In addition, each logic gate provides a full-swing output.

The power dissipation of CMOS circuits consists of three main components, dynamic, static, and short-circuit power dissipation. Typically, dynamic power dissipation tends to dominate overall power dissipation in stream-processing circuits (such as DSP), while static power dissipation is a concern in circuits where processing is performed relatively sparsely (such as FEC). Short-circuit power can typically be disregarded in deep submicron CMOS logic circuits [32, Ch. 8].
Dynamic power dissipation is caused by charging and discharging of the transistor gates in logic circuits, and can be expressed as

\[ P_{sw} = f C_\alpha V_{DD}^2, \]  

(3.1)

where \( f \) is the clock rate of the circuit, \( C_\alpha \) is the sum of all circuit capacitances times their respective switching probability, and \( V_{DD}^2 \), is the supply voltage of the circuit. \( C_\alpha \) depend both on the circuit complexity (more transistors, and thus capacitance) and speed requirements (since higher speed requires higher drive strength, capacitance is higher) and on signal statistics, as power is dissipated when switching occurs.

Static, or leakage, power is dissipated regardless of signal activity. Thus, static power is a major concern in circuits where large parts may remain relatively inactive, such as memories or FEC decoder back-ends. The main design parameters regarding leakage power is supply voltage and device threshold voltage; however, both parameters also significantly affect device speed, and careful design and consideration of the speed-power trade-off is thus required. Typically, for the technologies considered in this thesis, it is desirable to use higher-threshold devices for FEC circuitry. In contrast, in streaming DSP, due to the large switching activity in streaming DSP, lower threshold devices are beneficial as the higher speed can allow for use of smaller devices with less gate capacitance.

3.1.1 Semi-custom ASIC design

Modern integrated circuits can contain millions of transistors; obviously, full-custom design—drawing all features manually—is out of the question. Instead modern digital ASICs employ a semi-custom design flow where the full digital circuit is implemented using small standardized, foundry provided, logic cells with layouts, so called standard cells. Instead of starting with a schematic and drawing a corresponding layout, semi-custom design starts with a description of function and connections in a hardware definition language (HDL), where the two most common are VHDL and Verilog (which is nowadays a subset of SystemVerilog). Both VHDL and Verilog are dataflow languages, similar to circuit netlist descriptions with added behavioral description of parts. The HDL is then synthesized to a gate-level netlist using heuristic algorithms for logic optimization and gate sizing. The resulting gate netlist is then place-and-routed into a layout. Fig. 3.1 shows a place-and-routed ASIC implementation of a product decoder, with a fully-custom padframe.

Modeling and estimation of performance can be performed at each step, with increasing accuracy as the flow is progressed. Early on, block level switching can be estimated, but there is no notion of actual circuit elements. After synthesis, a netlist with gates is available, along with statistically-estimated wire loads. While wire lengths may be estimated decently on average [33, 34], there are still discrepancies that may show up at the time of physical placement. After place-and-route, the layout is finished and the circuit parasitics may be
extracted for accurate estimation of performance. In this thesis, estimations are performed at synthesis level, due to the manual tweaking and very long runtime that is required for full place-and-route. We have compared physical placement-aware estimations for small circuits, which indicated good correlation with statistical models; however, it should be noted that there can be some variations on large designs due to physical locations of processing elements and memories.

3.2 Digital Signal Processing

As earlier discussed, the fiber-optic channel suffers from several impairments, and effective mitigation of impairments is thus essential for reliable communication. Traditional fiber-optic communication systems relied on square-law detection, which does not allow for full reconstruction of the electromagnetical field envelope, and thus required optical compensation methods for compensating impairments such as chromatic dispersion. In contrast, coherent systems allow for linear capture and digitization of the full electromagnetical field envelope, and thus enables effective compensation of impairments in the digital domain and the use of high spectral efficiency quadrature-amplitude modulation (QAM).

While the fiber is a nonlinear channel, the systems are generally operated in a pseudo-linear regime and the DSP structure is typically designed from a linear perspective. Both linear impairments with memory such as chromatic dispersion and memoryless nonlinear impairments such as nonlinear responses in modulators may be compensated in a relatively straight-forward fashion, for example using linear filters and nonlinear predistorsion, respectively. However, real-time compensation of impairments with a significant nonlinear memory
such as Kerr nonlinearity in combination with chromatic dispersion remain a significant challenge. Commonly in fiber optic communication research, DSP is performed offline on batches of data captured during experiments. In this case, throughput is rarely taken into account and many complex algorithms involving (in some cases iterative) symbol-by-symbol processing is usually applied. However, since this thesis focuses on energy efficiency aspects, we need to focus on current ASIC technology real-time realizable algorithms and implementations. Thus, we here focus on algorithms that are mainly feed-forward or block feedback. Fig. 3.2 shows a simplified DSP receiver structure. First, static compensation of chromatic dispersion (and in some cases nonlinear compensation) is performed. Afterwards, the frequency offset is compensated and sample timing is recovered. Then, dynamic equalization is performed to compensate for PMD and other residual impairments (additionally, the dynamic equalizer inherently also performs some sample-phase compensation if there is any offset). Signal-phase recovery is then performed and the received samples are demapped either to bits or, if soft-decision FEC is employed, log-likelihood ratios.

Chromatic dispersion acts as an all-pass filter with quadratic phase, and is corrected by convolving the signal with a filter that has the inverse response. At high symbol rates and long fibers, the impulse response of the required filters is long (in the order of hundreds of taps) and is typically compensated using overlap/save frequency-domain processing. Here, fast Fourier transforms are used to efficiently perform cyclical convolution on overlapping blocks of the data. Parts which are affected by artifacts are discarded, resulting in linear convolution. In terms of performed multiplications, overlap/save is very beneficial. However, when fixed-point math is employed, the application of the twiddle factors requires an increase in word length in order to keep the signal to noise ratio (SNR) reasonable [35], and a comparison based on multiplicative complexity may thus be rather misleading. Thus, for shorter links, time-domain approaches may be of interest.

While chromatic dispersion is straightforward to correct, the interaction of CD and fiber nonlinearity is not. The nonlinearities cause a distributed phase rotation that depends on the instantaneous power of the field, which is in turn affected by CD. Thus, the nonlinear response of the fiber causes nonlinear impairments with memory. In order to compensate for this, we can employ simulated propagation with negated fiber parameters, taking reasonably small
3.2. Digital Signal Processing

dispersive steps intertwined with nonlinear phase rotation, commonly referred to as digital back propagation (DBP) [36]. In practice, since the algorithm needs to operate in a streaming fashion, each step consists of a linear filter, which correct a small amount of dispersion, concatenated with a block performing a power-dependent rotation. The steps are cascaded to compensate for the full link. In theory, a smaller linear step, and thus more steps for the total link, leads to better compensation; however, in practical fixed-point applications, numerical effects will impact the over-all performance significantly. Other options include perturbation approaches [37], and compensation based on Volterra series [38]. However, while interesting, these approaches are not considered in this thesis.

Since the receiver and transmitter lasers as well as the sampling clocks are free running, there is an offset in frequency and sampling time that needs to be estimated and compensated for. Possible approaches to frequency-offset estimation include 4th-power estimation [39], FFT-based estimation [40], and coarse FFT-based compensation followed by a gradient descent algorithm [41]. Regarding timing recovery, classical methods include the Mueller and Muller method [42] and the Gardner method [43]. The actual sampling-time compensation can be performed using interpolation in the digital domain [44]; in this case, it needs to be ensured that the receiver clock runs faster than the transmitted clock in order to enable lossless interpolation. The compensation can also be performed mixed-mode, by controlling the ADC sampling clock using the timing-recovery algorithm [28].

Once timing recovery has been performed, we need to compensate remaining linear effects using dynamic equalization. While commonly considered to primarily target PMD and polarization demultiplexing, the dynamic equalizer serves as a catch-all compensator for remaining linear effects. The dynamic equalizer commonly consists of a $2 \times 2$ complex multiple-input multiple-output (MIMO) FIR filter, with taps continuously updated. The filter can be expressed as

$$\begin{bmatrix} y_1 \\ y_2 \end{bmatrix} = \begin{bmatrix} h_{11} & h_{12} \\ h_{21} & h_{22} \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}$$

where $h_{ij}$ are the continuously updated filter taps. It is also possible to employ a real-valued $4 \times 4$ filter; such structure has the benefit that it can compensate for skew between the in-phase and quadrature components of the received signal (IQ-skew) [45]. Tap update calculation can be performed either blind (commonly using classical algorithms such as the constant-modulus algorithm (CMA) [46], radius-directed equalization (RDE) [47], or the decision-directed least mean square algorithm (DD-LMS) [48]) or using pilot symbols [49]. CMA and RDE are phase-agnostic and only employ amplitude information, and the error can thus be calculated at the output of the equalizer. In contrast, DD-LMS requires proper decisions and thus requires phase compensation to be placed within the dynamic equalization tap-update feedback loop.

Once linear impairments are compensated for, signal-phase offset can be estimated and compensated for. Common approaches to phase-noise compen-
sation include the Viterbi-Viterbi algorithm [50], blind phase search [51], and pilot-based estimation [49]. While blind methods does not require insertion of known symbols (and thus reduction of spectral efficiency), they suffer from a finite probability of making catastrophic errors due to rotational symmetry of constellations, so-called phase slips. In contrast pilot-based schemes avoid this issue at the cost of sacrificing some spectral efficiency. In addition, pilot-based approaches are rather suitable for real-time parallel implementation [52]. Finally, the eye has been properly opened and the received symbols can be demapped either to bits or log-likelihood ratios.

3.2.1 DSP Implementation Aspects

Typical CMOS circuits operate at a clock rate in the order of 1 GHz, whereas optical communication systems requires processing of around 50 Gsamp/s. Extensive parallel processing and pipelining (cutting timing paths with registers to increase the maximum clock rate) is thus required. While algorithm design commonly considers high-resolution floating-point processing, practical real-time DSP requires implementation of algorithms in fixed-point arithmetic in order to limit circuit complexity and power dissipation. The circuit complexity of the required fixed-point arithmetic units depends heavily on the word lengths of the operands, and resolution requirements thus plays a significant role in the algorithm power dissipation. However, reducing word lengths increases rounding errors, thus giving rise to a performance-power trade-off. In DSP circuits, we need to differentiate between rounding of signals and rounding of static operands such as filter coefficients. Although both are systematic errors, the former is signal dependent and behaves noise-like (commonly referred to as quantization noise), the latter causes a systematic signal-independent error.

Consider a typical root-raised cosine pulse shaping filter. The convolution of the transmitter pulse-shaping filter and the receiver matched filter should result in a over-all impulse response that fulfills the Nyquist criterion. However, when implemented in limited-resolution arithmetic, rounding errors cause impulse-response deviations causing the over-all pulse-shaping/matched-filter pair response to deviate from the ideal case. In the following example, we assume that the pulse-shaping and matched filter is implemented using 4-bit fixed-point arithmetic, oversampled to 32 SPS for figure clarity. Fig. 3.3a shows the over-all ideal pulse-shaping and matched filter response, the response with equally-quantized filters in both transmitter and receiver, and the corresponding error power. The total error power is approximately -4 dB. Equally-quantized filters are clearly suboptimal as the errors add coherently. If we instead first create a quantized pulse-shaping filter, we can then transform the filter into frequency domain to find a filter frequency response that cancels the induced quantization errors. We then transform the filter back to the time domain and quantize to the same resolution as before to obtain a different matched-filter approximation. Fig. 3.3b shows the over-all ideal pulse-shaping and matched filter response, the response with unequally-quantized filters in
the transmitter and receiver, and the corresponding error power. Here, we have reduced the over-all error power to approximately -10 dB. In the example here, we only consider two cascaded filters; in the case of algorithms containing a large cascade of operations such as DBP, co-designing quantized filters may yield a much larger benefit. However, rounding is a nonlinear operation, and co-optimizing a large amount of fixed-point filters is difficult at best.

As earlier mentioned, the high symbol rates of modern fiber-optic communication systems require extensive parallel processing and pipelining in DSP algorithms. Broadly, we can classify processing as either feed-forward or feedback systems. Feed-forward systems are preferable in high-throughput applications, as they can be parallelized and pipelined fairly straightforwardly with throughput mainly limited by silicon area and power. Fig. 3.4 shows an example of a parallelized FIR filter structure. In contrast, feedback loops puts a strict upper bound on the achievable throughput [53]. Thus, algorithms that require feedback loops, such as dynamic equalizers, needs to be modified to reach the required throughputs. For example, in a typical LMS-style equalizer, coefficient update is performed after each filtered sample, thus inferring a limiting feedback loop. In order to implement the algorithm, we can instead modify the algorithm to only update coefficients block-wise, thus avoiding this issue. Block processing obviously limits the update rate (and thus tracking speed) somewhat, but in practice, this is not an issue at typically considered signal-to-noise ratios, as the main limitation regarding tracking speed is the signal noise content.

Hardware implementation of transcendental functions poses a significant complexity-accuracy trade-off. The functions are commonly implemented using look-up tables or polynomial expansion approximation (in some cases, with interpolation to improve accuracy) [54], or using the CORDIC algorithm [55].
Chapter 3. Digital Signal Processing

Figure 3.4: Block diagram illustrating parallelization of a four-tap FIR filter. The filter is decomposed into even and odd coefficients, and two sets of the resulting two-tap filters are combined into a two-parallel structure.

It is also possible to employ logarithmic arithmetic units [56]. The resolution and numerical accuracy will clearly affect the size of look-up tables or the required number of terms in the polynomial expansion. In this thesis, complex exponentials are required in DBP. Fortunately, the required rotation in each step is rather small, and can be implemented with few-term Taylor expansions.

3.3 Forward Error Correction

Whereas systematic impairments can be compensated for, random noise remains. Forward error correction (or error control coding) allows for the detection and correction of errors, up to a certain error threshold, by introducing redundancy in the transmitted data stream. Richard Hamming invented the first forward error correction code, the Hamming code, in 1950 to prevent computers from stopping calculations when errors were detected [57]. Hamming arranged three parity bits in such a way that when a single error occurs in a seven-bit block, the position of the bit flip can be found by checking which parity constraints that are fulfilled. Since Hamming’s pioneering work, many codes have been invented. In fiber-optic communication, the most commonly considered algebraic codes are BCH codes [58, 59], operating on bits, and Reed-Solomon codes [60], operating on symbols. The codes are commonly used as component codes for construction of longer block-length codes with reasonable decoding complexity such as product codes [61] or concatenated codes [62]. In the early 1990’s, Turbo codes [63] revolutionized coding theory and presented a paradigm shift; in contrast to algorithmic coding where algebraic structures of the code was exploited for decoding, Turbo codes iteratively processed likelihood ratios. Turbo codes sparked a great interest and lead to the rediscovery
3.3. Forward Error Correction

of LDPC codes, invented by Gallager in the 1960's [64]. Remarkably, Gallager presented iterative belief-propagation decoding in his thesis; however, in 1963, integrated circuits were in their infancy and the algorithms were thus too complex to use, and the codes were for a long time forgotten. Nowadays Turbo and LDPC codes, and iterative belief-propagation decoding have become a mainstay in modern communication systems.

Traditionally, codes were classified either as convolutional (with undefined length) or as block code (operating on a fixed-size block). Compare, for example, BCH codes and convolutional codes, or in the case of modern codes Turbo and LDPC codes. In fiber optics, block codes are typically employed as the block-wise operation allows for fast, parallel encoding and decoding. However, nowadays several popular codes such as staircase codes and spatially-coupled LDPC codes combine features from both code classes. Staircase codes, which are considered in this thesis, consists of chained overlapping blocks, and are decoded using block-wise decoding operating on a small section of the long chain, commonly referred to as windowed decoding.

Decoding algorithms are typically categorized as hard-decision, in which the decoding operates on a quantized bitstream, or soft decision, where decoding operates on reliability metrics. A third option that has recently received attention is the possibility of employing hard-decision algorithms as a core, and then assist the decoding using some soft information, which we refer to as soft-assisted decoding. Typically, soft-decision algorithms are rather complex in comparison to hard-decision decoding, and hard-decision decoding may thus be implemented more power efficiently. However, soft information is inherently available in DSP-based coherent receivers; soft-assisted algorithms utilize the available information to assist a core hard-decision algorithm using low-complexity hardware.

3.3.1 Product-like codes

Product codes, invented by Peter Elias in the 1950’s [61], offers a way to practically build long powerful codes using simpler short component codes, and offers high coding gain when decoded using iterative hard-decision decoding. Fig. 3.5 illustrates the encoding process of a product code using classical Hamming codes as component codes. Data to be transmitted is placed in a square array (marked in green) and each individual row is then encoded using the component code, generating row parity, the array is enlarged in the row direction, and the parity is stored (marked in blue). All the columns of the resulting array (the data and row parity) is then encoded column-wise using the component codes, the array is then extended in the column direction and the resulting column parity is stored (marked in red). This structure results in an overall code with a minimal distance of \( d_{min} = d_{min1} \cdot d_{min2} \), where \( d_{min1} \) and \( d_{min2} \) are the minimum distances of the row and column codes, respectively. Commonly, product codes employ the same code for both row and column component codes.

When the data is received, the product decoder iteratively decodes the
component codes. Each iteration consists of first decoding all rows (including parity-on-parity) separately using a decoder for the employed component codes. Found and correctable errors are then corrected accordingly. Once all rows have been decoded, the same procedure is performed for all column codes separately. This process is then repeated until all errors are corrected or a set maximum of iterations are reached. Fig. 3.6 illustrates the iterative decoding process of the received Hamming-code-based product code block. First, all rows are decoded. Since the Hamming code can only correct one bit error, the first iteration can only correct one error in the particular error pattern in this example; the row component code affected by two errors is uncorrectable. In the second half-iteration, all columns are decoded. In the example here, the remaining bit errors belong to separate component codes and can subsequently both be corrected by the column component decoders. Here, one iteration (consisting of a row half-iteration and a column half-iteration) is enough to correct all errors; however, typically up to 5–10 iterations per received block are allowed. In this example, all errors were correctable; although, if instead a $2 \times 2$ rectangular pattern would be received (for example, if the top-left bit was also received erroneously), decoding would not be able to correct the errors. The considered product code has a minimum distance of $3^2 = 9$ and should thus be able to correct 4 errors. This is commonly referred to as a stall pattern, and causes error floors. In practical systems, component codes capable of correcting multiple errors are employed in order to ensure that the error floor is below $10^{-15}$. While iterative decoding cannot decode the over-all product code up to its maximum error-correcting capability, it offers a hardware-friendly way of creating well-performing practical error-correcting schemes.

While the performance of these codes is typically very good, further increase of performance is possible by introducing spatial coupling of blocks. A relatively recent development are Staircase codes [9], which places the bits in an overlapping staircase-fashion, forming a product-like code with increased performance while still being decoded using simple hard-decision algorithms. The first sub-block is filled with all zeros, and encoding commences in a chain from
3.3. Forward Error Correction

Figure 3.6: Illustration of the product code decoding process. Received bit errors are marked in red and circled, and corrected bits are marked in green and squared. Note that the bottom-left corner of the column parity corresponds to parity-on-parity and is the same regardless of whether row-first or column first encoding is performed.

this point. Due to the shortening in the beginning of the chain, the component codes are effectively stronger at this point; the shortened part acts as a catalyst for decoding, starting a decoding wave that is propagated along the chain. To decode staircase code, we employ windowed decoding. The decoder operates over a small part of the chain, the decoder window. A part of the chain of overlapping blocks are loaded into the decoder window, and the in-window blocks are iteratively decoded. After iteratively decoding the in-window blocks, the window is shifted one step and the oldest block is shifted out while a newly received block is shifted into the window. As earlier mentioned the first block in the chain consists of all-zeros (this part is not transmitted, the block is thus shortened, and no errors can occur here); thus, there is a higher probability of decoding success in the second block whose component codes overlap with the first. At this starting point, the lower bit-error boosts the decoding process of the first blocks. Due to the spatial coupling, a decoding wave forms, reducing the BER in the blocks in the end of the decoding window, thus boosting the decoding of the following blocks. Fig. 3.7 shows an illustration of the staircase code structure.

3.3.2 FEC Implementation Aspects

In contrast to typical stream-processing DSP algorithms, FEC commonly employs iterative processing, where processing units are only activated if necessary. Thus, both dynamic and static power is of concern. As CMOS power dissipation is highly dependent on the switching activity, it is essential to minimize data movement in order to reduce power dissipation. In addition, clock gating is highly beneficial; the large clock trees may be a significant contributor to overall dynamic power, and due to the error-detection/correction structure of algorithms, there is ample opportunities in early detection of logic that can be disabled.

Since the throughput requirements of fiber-optic communication systems are immense, careful consideration of algorithm design is necessary. Since the
algorithms rely on iterative processing, we can process the data in place and only flip corrected bits, or we can unroll the iterations and implement the design in a more streaming fashion. In the case of in-place processing, the throughput is bounded by the number of iterations and the processing time of one iteration; very fast component decoders are thus required in order to reach high throughputs. In iteration-unrolled designs, each consecutive iteration has its own hardware, and the output data from one iteration is moved to the next. Here, high speeds are possible at the cost of replicated hardware for each iteration. In addition, comparing the two approaches, it is clear that an iteration-unrolled design is likely to be less power efficient than an in-place processing design: since the data is not correlated over blocks, the required data movement causes high switching activity and may thus lead to excessive power dissipation. In this thesis, in-place architectures with fully-parallel component decoders are considered. These architectures are very power efficient, at the cost of rather high area requirements due to the many component decoders employed. The presented architectures are mainly suitable for moderate-to-high overhead codes (20% or higher). While not considered in this thesis, sharing decoder back-ends between independent rows and columns could yield a large area reduction since back-ends are fairly large; however, the required control logic will be more complex.

Comparing hard-decision algorithms to soft-decision algorithms, it becomes apparent that not only are HD algorithms less complex, since only detected errors needs to be flipped in the case of in-place processing, HD algorithms typically lends themselves well for implementation. In contrast, soft-decision algorithms require update of all in-code likelihood ratios (which are commonly encoded as fixed-point numbers) and thus leads to significant switching activity.  

Figure 3.7: Illustration of the staircase code structure. As with product codes, decoding is performed in a row-column fashion.
Chapter 4

Fiber-Optic Communication Sub-systems

Since the early days of fiber optic communication, there has been a rapid increase in system throughput thanks to inventions such as the low-loss fiber [2], erbium-doped fiber amplifiers [65], and relatively recently, DSP-based coherent systems [3]. Commonly, systems were classified as short-haul systems, mainly employing simple direct-detect schemes, or long-haul, employing complex modulation format and impairment compensation; however, advanced technologies are nowadays considered for shorter and shorter reach systems. Still, shorter reach systems require less chromatic dispersion compensation and simpler dynamic equalization, and DSP can be tailored to the specific application in order to reduce power dissipation. In addition, simpler lower-performing hard-decision decoding forward error correction can be employed as well, further reducing receiver power dissipation.

Modern coherent fiber-optic communication systems consists of several complex subsystems, ranging from optical and electro-optical devices such as fibers, optical hybrids, modulators, and EDFAs, to electrical integrated circuits and mechanical packaging and cooling. In the early days of digital coherent systems, transceivers consisted of a large amount of components, including several ASICs, integrated on a printed circuit board [66]. Since then, there has been a remarkable progress regarding integration and miniaturization of both optical and digital subsystems; nowadays, coherent transceivers are available in small packages such as CFP2 [67]. Still, further integration and power dissipation reduction is essential in order to fit coherent systems into even smaller packages such as QSFP-DD [68] or OSFP [69]. Heat management in such small packaging is difficult, and power dissipation in digital subsystems, and in particular the receiver, is therefore an important concern.
Chapter 4. Fiber-Optic Communication Sub-systems

The systems are complex, and there are clearly many important sub-systems other than the systems considered in this thesis. The output from the DSP is a bitstream (or stream of LLRs), and buffering and framing needs to be performed as well. In addition, electrical interfaces between the receiver ASIC and the host is required as well, including buffering, serialization, deserialization, and synchronization. High-speed design of these short electrical links is a significant effort in itself, and any effects due to these links are not considered here.

4.1 System Power Dissipation

DSP and FEC contributes to a significant amount of power dissipation in coherent fiber-optic communication transceivers [70, 71]. In the case of long-haul coherent systems, DSP and FEC has been estimated to account for up to around 50% of the over-all power dissipation of the system [1]. CD compensation, dynamic equalization, and FEC are considered to be the most complex blocks in the receiver ASIC [72], and have been estimated to contribute to a majority of the receiver power dissipation [1, 73]. In the case of the ASIC receiver implementation presented in [28] (which does not include FEC), CD compensation dissipates 44% of the overall power, while the dynamic equalizer dissipates 28%. This thesis thus mainly focuses on CD compensation, dynamic equalization and FEC. While not considered in the estimations, nonlinear compensation, which is even more complex than CD compensation is also considered. In order to isolate implementation effects of single blocks, this thesis mainly focuses on these sub-blocks separately (see Paper A–I); however, several blocks have also been integrated in order to estimate the feasibility of DSP-based coherent datacenter interconnects (see Paper J). It should also be noted that savings in sub-blocks also reduces the need for cooling and losses due to inefficiencies in power supply circuitry; however, such related savings are not taken into account here. Other major sources of power dissipation include the laser and modulators [1], and the link amplifiers [1, 74].

Since the systems require rather complex hardware and dissipate a significant amount of power, coherent communication have mainly been considered for long-haul systems. Despite this, recent trends indicate that coherent systems will reach into lower-distance links such as datacenter interconnects [4, 75, 76], links which are densely packed and thus power constrained. Since DSP contribute to a significant amount of power dissipation, DSP-free coherent systems have sparked interest recently, both for intra-datacenter links [77, 78] and inter-datacenter links [77]. However, DSP can provide flexibility, and as will be shown in Paper J, energy-efficient design and implementation of algorithms may enable the implementation of a full DSP-based coherent receiver within small power-constrained packaging.
4.2 Considered Systems and Algorithms

**Paper A** considers implementation of chromatic dispersion compensation using both time-domain and frequency-domain approaches. Here, word-length requirements are determined and parallel fixed-point filters which meet the throughput requirements are implemented. Power dissipation and area requirements are evaluated at the synthesis stage using statistic models, using data generated with the considered system model. **Paper B** considers dynamic equalization, using a similar synthesis-based approach. In contrast to the strictly feed-forward filters employed for CD compensation, parallelization and pipelining has a significant impact on the overall dynamic equalizer performance. Thus, in order to eliminate the risk of modeling discrepancies, the implemented VHDL equalizer is directly evaluated using a MATLAB/VHDL co-simulation approach.

**Paper C** considers the use of limited-precision arithmetic and function approximation in the implementation of digital backpropagation. **Paper D** considers the design of fixed-point filter pairs that partially cancels errors, and thus can achieve higher performance at lower resolution. Circuit implementation aspects of digital backpropagation are further explored in **Paper E**, where pair-wise optimized filters were considered, and in **Paper F**, where algorithms from a machine-learning framework were used to optimize the filters. Regarding ASIC implementation, both papers use a similar approach as employed in paper A.

**Paper G** considers fully-parallel high-throughput BCH-based FEC units in short-range vertical-cavity surface emitting-laser (VCSEL)-based links. Here, the circuits are small enough to employ a placement-based wire estimation flow. The decoders were further developed to be used as component decoders in high coding-gain hard-decision **Paper H** and soft-assisted **Paper I** decoders. These decoders were carefully designed to reduce data movement and unnecessary signal switching, and employ extensive clock gating. The considered staircase and product decoders are much larger and complicated as they consist of several component decoders, data memory, and control logic; here, due to run-time concerns, technology-data-based models in the synthesis tool are used.
Chapter 5

Contributions

5.1 Problem Statement

The over-arching concern of this thesis can be summarized as follows: How do we design and implement DSP and FEC algorithms and architectures that not only provide good compensation and correction performance, but also energy-efficient (or power-efficient) operation at the high throughput that is required by fiber-optic communication systems?

Since future technology scaling no longer promises to allow for implementation of increasingly complex algorithms, or conversely further reduction in power dissipation for current algorithms, it is now essential to explore efficient design of algorithms while bearing in mind resource limitations. Thus, in contrast to focusing on only pushing performance limits in terms of reach or bit-error rate or similar, we here focus on attempting to push several boundaries and explore trade-offs. In addition, high-level metrics such as arithmetic complexity comparisons may be misleading as neither implementation structure nor varying signal statistics are taken into account. Thus, circuit designs are investigated using modern CMOS technologies.

This thesis focuses both on the currently considered major contributors to receiver ASIC power dissipation as well as implementation of nonlinearity mitigation algorithms. Both high-level aspects such as resolution requirements and trade-offs, as well as lower-level aspects such as algorithm architectures and ASIC implementation, are considered. Algorithm design and implementation for energy efficient operation is investigated, and possible energy- and power-dissipation savings that can be expected if other performance constraints are relaxed.
5.2 Summary of Contributions

**Paper A** explores implementation of chromatic dispersion compensation for low-to-moderate amounts of dispersion using parallel FIR filters, fast-FIR filters, and frequency-domain overlap-save methods. Different filter design approaches are compared and finite-precision aspects are investigated. Filters are implemented and synthesized. Complexity-based metrics are found to not be suitable for comparing the considered implementations. It is shown that time-domain methods are mainly suitable for relatively short transmission distances, corresponding approximately to the step-sizes that are considered in digital backpropagation algorithms.

Dynamic equalization is explored in **Paper B**. Here, a pipelined, parallel-processing, dynamic equalizer, based on the CMA algorithm, is implemented. Power dissipation and tracking speed is investigated. It is found that even though the tap update algorithm and the filter has similar complexity, the tap-update block dissipates approximately twice the power compared to the filtering. In order to reduce power, we can use a reduced set of samples for tap-update calculation and remove the corresponding hardware, which we refer to as *sample pruning*. It is shown that sample pruning can significantly reduce overall power dissipation, while still allowing the equalizer to track rapid changes.

In **Paper C**, design of nonlinearity mitigation suitable for finite-precision implementation is considered. Based on the knowledge obtained in paper A, time-domain optimized digital backpropagation is designed and finite-precision arithmetic aspects such as resolution requirements and function approximation is investigated. Here, instead of performing iterated Fourier transforms, all steps are performed in time domain. It is shown that time-domain digital backpropagation (TD-DBP) can achieve good compensation performance at rather moderate resolution. In general, DBP consists of many iterated steps, and rounding errors are therefore exacerbated. Applying pre-quantization dithering on the filter coefficients improves performance, showing that correlating errors are indeed a limiting factor. The implementation of the nonlinear operator is investigated, and it is shown that a simple first-order Taylor approximation provides good performance.

Since rounding errors are deterministic, they can be taken into account in the design of the fixed-point steps. In **Paper D**, co-optimization of filter pairs in the cascaded steps is considered. A novel metric, signal-to-interference ratio (SIR), is introduced and shown to correlate well with overall system performance. Using SIR and a fast search algorithm, it is possible design quantized filter pairs that significantly outperform the single quantized-filter case. **Paper E** considers ASIC implementation of fixed-point optimized TD-DBP. It is shown that TD-DBP is feasible to implement, with similar energy dissipation as previously published estimations on CD compensation. While paper E shows that pair-wise optimized TD-DBP can be implemented rather efficiently, it is clear that there might be further gains by optimizing all cascaded steps in the TD-DBP chain. **Paper F** investigates ASIC implementation of
TD-DBP with steps optimized using algorithms employed in machine learning. Compared to pair-wise designed filters, similar performance is obtained using lower word-length filters with significantly fewer taps.

**Paper G** investigates possible system energy-dissipation reduction by employing simple BCH-based FEC in short-range VCSEL-based links that employ energy-efficient CMOS laser drivers. The added encoder and decoder dissipates very little energy, and it is shown that FEC can reduce over-all system power dissipation, at very modest decoding latencies. While this paper considers simple codes in short-distance links, the developed decoder architecture is suitable for use as component decoders in more advanced schemes. In **Paper H**, the decoders are further developed for 3- and 4-error correcting BCH codes, and both product and staircase decoders are developed and implemented. By carefully designing the architectures to reduce unnecessary data movement and signal switching, we implement very energy efficient decoders capable of >1 Tb/s throughput. In the case of the staircase decoders, it is shown that the majority of the dissipated power is due to the component decoders in the part of the window closest to the channel. In **Paper I**, the product decoders are further enhanced by using a small amount of soft information to assist the hard-decision core, which we refer to as soft-assisted decoders. By adding very simple logic, performance of the product decoders can be improved to reach coding gains similar to the more complex staircase schemes, in systems where soft information is available.

Finally, energy-efficient implementation of DSP for coherent DCI links are investigated in **Paper J**. A high symbol rate of 60 Gbd is employed, and non-integer sampling is considered to reduce power dissipation. Here, the dynamic equalizer from paper C is further developed for use with PM-16-QAM modulation, and integrated in the system model, along with frequency-domain CD compensation from [79], interpolation filters, and phase-noise compensation from [52]. The DSP implementations, product-code-, and staircase-code-based FEC are synthesized using a 22 nm process, and both power dissipation and area requirements are evaluated. It is shown that, in the considered system, FEC contributes to little of the over-all power dissipation. However, FEC requires a large part of the over-all silicon area. Regarding DSP, since the link length is short and the receiver operates at low oversampling rates, CD is relatively moderate and compensation can be performed rather energy efficiently; the major cause of power dissipation in the considered system is the dynamic equalizer.

To summarize, this thesis focuses on two major themes: implementation of DSP, and implementation of FEC. While both are parts of the same receiver ASIC, the algorithms are rather different regarding implementation concerns. The blocks commonly considered to contribute to the majority of the receiver ASIC power dissipation are investigated separately, and is shown that, using an implementation-focused approach, significant power-dissipation reduction is possible. Finally, both themes are put into a system context, and evaluated, and
Chapter 5. Contributions

it is shown that coherent DSP-based systems are feasible in power-constrained settings.

5.3 Future Outlook

While TD-DBP is suitable for fixed-point implementation, other nonlinearity mitigation algorithms such as perturbation approaches [37], and Volterra series [38] compensation have different algorithmic structures and are likely affected by rounding errors differently. It would thus be interesting to compare the different approaches in regards to numerical resolution aspects and circuit implementation. While these methods are effective for compensating intra-channel effects, inter-WDM impairments remains an issue. It has been shown that inter-channel nonlinearities manifests itself as a time-varying intersymbol interference [80], and can be compensated for with fast equalization [81]. However, the algorithms considered in [81] are computationally complex and iterative; thus, it is likely that real-time implementation of such equalizers is difficult at best. Therefore, it would be interesting to investigate whether simpler parallel-processing equalizers can reach the tracking speed requirements.

The presented product and staircase decoders are very energy-efficient and can achieve very high throughput, but they are mainly suitable for moderate-to-high overhead codes, largely due to the many component decoders employed. It would thus be interesting to investigate further sharing of component decoders between separate component codes, and how to reduce switching activity in this case. Additionally in the case of staircase decoders, the decoders placed at the back of the window are sparsely used. It would thus be interesting to investigate if fewer decoders can be employed here. In this case, clever scheduling and multiplexing is required in order to prevent any reduction in correction performance due to temporary resource starvation, and power dissipation due to increases in switching activity.

Use of a limited amount of soft information in order to assist hard-decision decoders can be implemented with little added circuitry. However, the soft-assisted decoders considered here are still affected by the same stall patterns as the hard-decision decoders, and soft information is only used to reduce mis-corrections. Further research on efficient use of soft information with limited added circuitry, not only for miscorrection prevention but also improvement of correction performance, is thus interesting. Recently, other relatively simple soft-decision and soft-assisted algorithms has been published [82–84]. However, these algorithms require sorting of received LLRs. Sorting or selection algorithms require many numerical comparisons and the cost of this added circuitry is still unclear. It would thus be interesting to investigate the cost, both in terms of power and throughput, related to sorting in such algorithms.

Large over-all power dissipation reduction of the dynamic equalizer can be achieved by simplifying the tap-update algorithm, but the filtering dissipates still a significant amount of power, especially if considered in the context of
DCI links. Compared to static filter implementation, filter implementation in dynamic equalizers not only needs to take power dissipation into account, but also processing latency as it is placed inside a feedback loop. Thus, frequency-domain or fast-FIR methods might not be suitable. Instead, since the tap update is fairly slow, it might be interesting to investigate the use of other number representations such as, for example, canonical signed digits, in the filter multipliers. While the conversion requires some added circuit, the impact of conversion of power dissipation might not be significant considering the slow changing taps, and thus low switching activity.
References


REFERENCES


REFERENCES


[34] D. Prasad, S. Sinha, B. Cline, S. Moore, and A. Naeemi, “Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of Rent’s rule,” in *2018 55th
REFERENCES


REFERENCES


REFERENCES


REFERENCES

