FPGA implementation of distribution matching and dematching

Downloaded from: https://research.chalmers.se, 2020-02-13 19:44 UTC

Citation for the original published paper (version of record):

N.B. When citing this work, cite the original published paper.
FPGA IMPLEMENTATION OF DISTRIBUTION MATCHING AND DEMATCHING
Tsuyoshi Yoshida1,2*, Masashi Binkai1, Shota Koshikawa1, Shun Chikamori1
Keisuke Matsuda1, Naoki Suzuki1, Magnus Karlsson3, and Erik Agrell3
1Information Technology R&D Centre, Mitsubishi Electric Corporation, Kamakura, Japan
2Graduate School of Engineering, Osaka University, Suita, Japan
3Fibre-Optic Communications Research Centre, Chalmers University of Technology, Gothenburg, Sweden
*Yoshida.Tsuyoshi@ah.MitsubishiElectric.co.jp

Keywords: Digital modulation, logic circuit, modulation coding, optical fibre communication.

Abstract

We implemented distribution matching and dematching (DM/invDM) on an FPGA in a back-to-back configuration, for the first time demonstrating very low BERs. At a post-FEC BER of $1.5 \times 10^{-15}$, a BER after invDM of $1.6 \times 10^{-14}$ was measured.

1 Introduction

Probabilistic shaping (PS) is now a widely examined scheme in the optical fibre communication community for pushing the capacity closer to the Shannon limit [1,2]. A central approach has been reverse concatenation of distribution matching (DM) and forward error correction (FEC) coding. The reverse concatenation simplifies the digital signal processing (DSP) implementation of the inverse DM (invDM) a lot because its input interface becomes binary bits instead of high-resolution real values. Constant composition DM (CCDM) [3] proposed together with [1] shows excellent performance at quasi-infinite DM word lengths, but it is highly complex for hardware implementation due to the use of arithmetic coding, regardless of the simplification from reverse concatenation. There have been many relevant works on DM algorithms, for example enumerative sphere shaping [4], multiset-partition DM [5] and DM with shell mapping [6]. Look-up table (LUT) based DMs have been shown in fixed-length hierarchical DM [7], fixed-length optimum bit-level DM with binomial coefficients [8], and variable-length prefix-free code DM [9]. In case of limited source entropy live traffic, we have shown joint source–channel coding for simultaneous data compression and shaping to reduce the average symbol energy. This is based on sorting of the LUT contents in the DM with minimal added complexity [10]. This compression feature is somewhat similar to burst signalling in time-domain multiple access [11].

In reverse concatenation PS, we must consider the end-to-end performance. Post-invDM is therefore a more relevant place to quantify the performance than post-FEC. Typically, DM is a highly nonlinear operation, so that a small amount of errors at post-FEC may lead to a catastrophic error burst after the invDM. Our previously proposed hierarchical DM is partially decodable even in the presence of errors before invDM [7]. This is a unique feature among the DMs [4–9]. We predicted its performance at very low bit error rates (BERs) analytically and by simulations in [7]. However, very low BERs have never been measured for any DM scheme, while FEC was evaluated at BER at less than $10^{-10}$ via a field programmable gate array (FPGA) implementation [12].

In this work, we implemented the hierarchical DM on a FPGA, and demonstrate a very low BER close to $10^{-15}$ for the first time to the best of our knowledge. We exclude the FEC and soft-demapping function for simpler design and evaluation of the FPGA circuitry. Instead, DM to invDM back-to-back error insertion test was performed to quantify the system output performance at a given post-FEC BER. We also implemented a function to generate various source statistics and joint source–channel coding for data compression.

2 FPGA implementation

Figure 1 shows the block diagram of our implemented key functions on the FPGA (Xilinx® Virtex® Ultrascale+TM VCU118 XCVU9P). At the transmitter side (left hand side in Fig. 1), source bits having a given mark ratio $P_s(1)$ are generated in the circuit shown in Fig. 2 (explained below), and all incoming non-sign bits per block are flipped or not so that the so that the desired distribution between ‘0’ (spaces) and ‘1’

---

Fig. 1 Schematic of implemented functions on FPGA.
and the rec
the bit
descrambled. As for non
demapping, and FEC decoding. The
insertion and dummy bit removal emulates the channel,
dummy bits are
setting.
target p
zero
patterns
transient timing is gradually moved to avoid short
between 1 and 2. For example, w
between 0 and 1 such that the average fr
is generated from the target source mark ratio
mask signal, used for the selection
Each
assumed
with
bit
monitoring
real
denote
DM output bits
o
(mark)
is obtained. One bit per block is allocated for the
recognition of the flipped (‘1’) or not (‘0’), which will be used
on the receiver side to recover the original bits. The DM
consists of many hierarchical LUTs, and the address-content
relations in each LUT are sorted as explained in [7,10]. The
DM output bits \( \mathbf{B}(A) \) corresponds to the QAM
in-phase/quadrature amplitudes \( A \in \mathbb{R}^2 \), where \( \mathbb{B}(\cdot) \) and \( \mathbb{R} \)
denote symbol-to-bits conversion and the set of nonnegative
real numbers, resp. The histogram of \( A \) is stored for
monitoring the probability mass function (PMF) \( P_A \). The sign
bits for the QAM symbol are bit scrambled, and then combined
with dummy bits that emulate FEC parity bits, where the
assumed FEC code rate is around 5/6. Both DM output bits and
sign bits are multiplexed and input to the error insertion block.
The schematic of the source generator is illustrated in Fig. 2.
Each source bit is selected from one of three possible
candidates; 0) bit logic ‘0’, 1) a pseudo-random binary sequence (PRBS) of length \( 2^{31} - 1 \) bits and 2) bit logic ‘1’. The
mask signal, used for the selection and shown as an orange line,
is generated from the target source mark ratio \( P_S(1) \), which is
given by the user. If \( P_S(1) \leq 0.5 \), the mask signal oscillates
between 0 and 1 such that the average fraction of logic ‘1’s in
\( S \) is \( P_S(1) \), and if \( P_S(1) > 0.5 \), the mask similarly oscillates
between 1 and 2. For example, when the target \( P_S(1) = 0.3 \), the
mask value will be 0 and 1 during 40 and 60% of the time,
resp., as shown in the right inset in Fig. 2. The mask value
transient timing is gradually moved to avoid short repeated

![Fig. 2 Schematic of source generator.](image1)

![Fig. 3 Utilised area of the FPGA.](image2)

At the error insertion function in Fig. 1, exclusive ORs are
performed between input bits and an error vector consisting of
zeros and ones. The error vector is configured based on the
target post-FEC BER (pre-invDM BER) from the external
setting. On the receiver side (right-hand side in Fig. 1), the
dummy bits are separated from the sign bits. The error
insertion and dummy bit removal emulates the channel,
demapping, and FEC decoding. The remaining sign bits are
descrambled. As for non-sign bits, invDM is performed and
the bit-flipping is terminated. Then, the transmitted source bits
and the recovered bits are compared and the number of
erroneous bits is used to quantify the system output
performance.

We performed FPGA fitting (synthesis) at a clock frequency
of 90 MHz. Then the maximum system throughput was around
60 Gb/s. Figure 3 shows the graphical description of the
utilised area of the FPGA. There are three layers called super-
logic region (SLR) in the FPGA, which correspond to the top,
middle and bottom square areas. Each SLR consists of 30 logic
regions. As an initial implementation, the logical synthesis was
performed without keeping the hierarchy of the register
transfer level codes. The clock speed is limited by the critical
path, which in our case is the line between SLRs. Table 1
shows the resource utilisation. A quarter of the available
system logic cells were mainly used for the initial value setting
function to the LUT in the hierarchical DM. The block random
access memory (RAM) utilisation was 4.65%, which was
mainly used for LUTs in the hierarchical DM. As shown in
Tab. 2, the total power consumption was 601 mW and the main
functions consumed 340 mW of it. The external functions
include source generator, PMF monitor, error insertion and
error checker. When we increase the system throughput, we
must have multiple instances of the main functions, except for
the control-bus interface and the initial value setting of the
LUTs. Then, utilisation of the memory will be proportionally
increased but that of the system logic cells will not. We need
six instances to accommodate a system throughput of 400
Gb/s, and then the main function would consume, e.g., around
2 W. This is an implementation example for FPGA, so the
clock frequency will be higher and power consumption will be
reduced significantly when implementing it in an application-
specific integrated circuit. The implemented circuitry is
adoptable to formats from PS-8-QAM to PS-4096-QAM by
setting the LUT contents to suitable values. Here we focused
on PS-16-QAM and PS-64-QAM with DM word lengths of
200 and 100 complex symbols, resp., as example cases.

### Table 1 Resource utilisation

<table>
<thead>
<tr>
<th>Category</th>
<th>Component</th>
<th>Available</th>
<th>Utilisation</th>
</tr>
</thead>
<tbody>
<tr>
<td>System logic</td>
<td>LUT as logic cell</td>
<td>1182k</td>
<td>24.17%</td>
</tr>
<tr>
<td></td>
<td>Register</td>
<td>2364k</td>
<td>22.49%</td>
</tr>
<tr>
<td>Memory</td>
<td>Block RAM</td>
<td>75.9 Mb</td>
<td>4.65%</td>
</tr>
<tr>
<td></td>
<td>Ultra RAM</td>
<td>270.0 Mb</td>
<td>Not used</td>
</tr>
<tr>
<td>DSP slice</td>
<td>6840 slice</td>
<td>Not used</td>
<td></td>
</tr>
</tbody>
</table>

### Table 2 Power consumption

<table>
<thead>
<tr>
<th>Category</th>
<th>Function</th>
<th>Power consumption</th>
</tr>
</thead>
<tbody>
<tr>
<td>Environment</td>
<td>101 mW</td>
<td></td>
</tr>
<tr>
<td>External functions</td>
<td>159 mW</td>
<td></td>
</tr>
<tr>
<td>Main functions</td>
<td>Bit flip enc./dec.</td>
<td>13 mW</td>
</tr>
<tr>
<td></td>
<td>DM/invDM</td>
<td>314 mW</td>
</tr>
<tr>
<td></td>
<td>Bus interface and initial value setting</td>
<td>13 mW</td>
</tr>
<tr>
<td></td>
<td>Total</td>
<td>340 mW</td>
</tr>
<tr>
<td>Total</td>
<td>601 mW</td>
<td></td>
</tr>
</tbody>
</table>
3 Experiments

By using the implemented FPGA and its evaluation kit, we experimentally verified the processing of DM/invDM and other functions such as source generation, source compression and monitoring. The histogram of the complex amplitude $A$ for PS-16-QAM and PS-64-QAM was measured over more than $10^{10}$ complex symbols, and then converted into a PMF, after which the entropy $H(A)$ was computed. Figure 4 shows the measured DM output entropy vs. target source mark ratio $P_s(1)$. Because of the bit-flipping function in the joint source–channel coding, $H(A)$ is symmetric around $P_s(1) = 0.5$, as expected. When the $P_s(1)$ deviates from 0.5, $H(A)$ and the average symbol energy are reduced, while that for CCDM [3] are constant. Then the required signal-to-noise ratio (SNR) at a given performance is also reduced. Note that the DM rate losses for PS-16-QAM and PS-64-QAM were 0.034 and 0.064 bit per QAM symbols, resp. In the figure, we also show the binary entropy function $H(S)$ normalised to $H_{\text{max}} = H(A)$ at $P_s(1) = 0.5$ (black, dashed) for comparison. The gap between $H(A)$ and $H(S)H_{\text{max}}$ shows the rate loss in the data compression. The rate loss is ideally zero but took larger values at smaller $H(A)$ cases due to very simple processing of the joint source–channel coding. Regardless of the rate loss increase, $H(A)$ itself is reduced significantly to help reduce the required SNR substantially.

![Fig. 4 Measured DM output entropy $H(A)$ as a function of target source mark ratio $P_s(1)$ based on $>10^{10}$ QAM symbols.](image)

Next, we set an assumed post-FEC BER to the random error insertion function and measured the number of erroneous bits and the number of transmitted bits, i.e., the error enhancement of the invDM. The targeted source mark ratio was set to $P_s(1) = 0.3$, 0.5 or 0.7. Figure 5 shows measured system output BER as a function of an assumed post-FEC BER. The BER increase by the invDM was only around 10 times due to the partially decodable feature of the hierarchical DM. As predicted in [7], this ratio is significantly smaller than the other DMs such as CCDM. For example, a system output BER after invDM of $1.5 \times 10^{-14}$ was measured at a post-FEC BER of $1.6 \times 10^{-15}$ for PS-64-QAM. In this case, we observed more than 250 bit errors at the system end over $1.7 \times 10^{16}$ transmitted source bits in a 70-hour measurement, which examined various source bits and error conditions only for the case $P_s(1) = 0.5$ due to the time constraint. These results ensure that the DM/invDM and joint source–channel coding will not cause error floors or excessive error enhancements, so the required post-FEC BER is kept to around $10^{-10}$. Though we could not implement CCDM in the FPGA due to its high complexity, the invDM BER increase was simulated [7], and it was similar to the number of DM output bits per DM word, i.e. 400 or 200 for PS-16-QAM or PS-64-QAM in this case when we assume random bit errors before the invDM as the worst case.

![Fig. 5 Measured system output BER as a function of assumed post-FEC BER at back-to-back error insertion test.](image)

4 Conclusions

As the key functions in reverse concatenation PS, DM and invDM were implemented and evaluated on an FPGA for the first time. It showed a reasonably small BER increase ratio, i.e. only around 10 times, despite the highly nonlinear logical operation in the invDM. Thus, we can reach to a very low BER around $10^{-14}$ also after the invDM at a post-FEC BER of about $10^{-15}$. Here we assumed the errors before the invDM as randomly located, which is the worst case in terms of system output BER. No similar low-BER relations have been demonstrated for any other DM schemes.

In the FPGA implementation, there was no use of ultra RAM or DSP slices and it consumed ~25% of the system logic cells and 4.7% block RAM for 60 Gb/s throughput. Even with this FPGA, it would be possible to realise a throughput of 100 Gb/s or more by implementing multiple parallel instances of the coding circuitry (in this case the incremental hardware resource is the block RAM only). We also implemented joint source–channel coding for source bits compression and quantified the smaller DM output entropy.

5 Acknowledgements

This work was partly supported by "Massively Parallel and Sliced Optical Network," the Commissioned Research of National Institute of Information and Communications Technology (NICT), and "The research and development of innovative optical network technology as a new social infrastructure" of the Ministry of Internal Affairs and Communications, Japan. We thank Assoc. Prof. Koji Igarashi of Osaka University for fruitful discussions.
6 References


