Thesis for the Degree of Licentiate of Engineering

Implementation of Carrier Phase Recovery Circuits for Optical Communication

Erik Börjeson

Department of Computer Science and Engineering
Chalmers University of Technology
Göteborg, Sweden, 2020
IMPLEMENTATION OF CARRIER PHASE RECOVERY CIRCUITS FOR OPTICAL COMMUNICATION
Erik Börjeson

© Erik Börjeson, 2020

Department of Computer Science and Engineering
Chalmers University of Technology
SE–412 96 Göteborg
Sweden
Telephone: +46–(0)31–772 10 00

Printed in Sweden by
Reproservice
Chalmers Tekniska Högskola
Göteborg, Sweden, 2020
Implementation of Carrier Phase Recovery Circuits for Optical Communication
Erik Börjeson
Department of Computer Science and Engineering
Chalmers University of Technology

Abstract

Fiber-optic links form a vital part of our increasingly connected world, and as the number of Internet users and the network traffic increases, reducing the power dissipation of these links becomes more important. A considerable part of the total link power is dissipated in the digital signal processing (DSP) subsystems, which show a growing complexity as more advanced modulation formats are introduced. Since DSP designers can no longer take reduced power dissipation with each new CMOS process node for granted, the design of more efficient DSP algorithms in conjunction with circuit implementation strategies focused on power efficiency is required.

One part of the DSP for a coherent fiber-optic link is the carrier phase recovery (CPR) unit, which can account for a significant portion of the DSP power dissipation, especially for shorter links. A wide range of CPR algorithms is available, but reliable estimates of their power efficiency is missing, making accurate comparisons impossible. Furthermore, much of the current literature does not account for the limited precision arithmetic of the DSP.

In this thesis, we develop circuit implementations based on a range of suggested CPR algorithms, focusing on power efficiency. These circuits allow us to contrast different CPR solutions based not only on power dissipation, but also on the quality of the phase estimation, including fixed-point arithmetic aspects. We also show how different parameter settings affect the power efficiency and the implementation penalty. Additionally, the thesis includes a description of our field-programmable gate-array fiber-emulation environment, which can be used to study rare phenomena in DSP implementations, or to reach very low bit-error rates. We use this environment to evaluate the cycle-slip probability of a CPR implementation.

Keywords: Application-Specific Integrated Circuits, Communication Systems, Digital Signal Processing, Fiber-Optic Communication, Carrier Phase Recovery, Energy Efficiency
Publications

This thesis is based on the work contained in the following papers:


Related work by the author (not included in this thesis):


## Contents

Abstract iii

Publications v

Acknowledgement ix

Acronyms xi

1 Introduction 1
  1.1 Thesis Outline .................................................. 2

2 Background 3
  2.1 Fiber-Optic Communication .................................... 3
  2.1.1 Signal Impairments ........................................... 4
  2.1.2 Digital Signal Processing ................................... 5
  2.1.3 Carrier Phase Recovery Algorithms ......................... 6
  2.1.4 Cycle Slips ...................................................... 8
  2.2 DSP Implementation ............................................. 8

3 Summary of Contributions 11

4 Papers A–D 17
Acknowledgement

First of all, I would like to thank my supervisor Prof. Per Larsson-Edefors for giving me the opportunity to pursue a PhD and for guiding me through the first two years in an excellent way.

I would like to extend my thanks to my co-supervisor Prof. Magnus Karlsson for his advice on the physics of fiber-optic links, and to Dr. Lars Svensson for interesting discussions on digital signal processing, circuit implementation and other, unrelated, subjects.

I would like to thank my office mates, Dr. Christoffer Fougstedt and Victor Åberg for their ideas, insights on circuit design, and for introducing me to the practicalities of PhD education.

Additionally, I would like to thank Dr. Lars Lundberg and Dr. Mikael Mazur for their contributions and ideas.

Finally, I wish to express my gratitude to Dr. Rasmus Blanck for putting up with discussions of my research over countless beers, to Per Klang for proofreading and language advice, and to Sigrid Premberg for support and encouragement.
# Acronyms

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>analog-to-digital converter</td>
</tr>
<tr>
<td>ASE</td>
<td>amplified spontaneous emission</td>
</tr>
<tr>
<td>ASIC</td>
<td>application-specific integrated circuit</td>
</tr>
<tr>
<td>AWGN</td>
<td>additive white Gaussian noise</td>
</tr>
<tr>
<td>BER</td>
<td>bit error rate</td>
</tr>
<tr>
<td>BPS</td>
<td>blind phase search</td>
</tr>
<tr>
<td>CD</td>
<td>chromatic dispersion</td>
</tr>
<tr>
<td>CPR</td>
<td>carrier phase recovery</td>
</tr>
<tr>
<td>CT</td>
<td>constellation transformation</td>
</tr>
<tr>
<td>CW</td>
<td>carrier wave</td>
</tr>
<tr>
<td>DAC</td>
<td>digital-to-analog converter</td>
</tr>
<tr>
<td>DSP</td>
<td>digital signal processing</td>
</tr>
<tr>
<td>EDFA</td>
<td>erbium-doped fiber amplifier</td>
</tr>
<tr>
<td>FEC</td>
<td>forward error correction</td>
</tr>
<tr>
<td>FPGA</td>
<td>field-programmable gate array</td>
</tr>
<tr>
<td>HDL</td>
<td>hardware description language</td>
</tr>
<tr>
<td>IM/DD</td>
<td>intensity modulation/direct detection</td>
</tr>
<tr>
<td>ISI</td>
<td>inter-symbol interference</td>
</tr>
<tr>
<td>LO</td>
<td>local oscillator</td>
</tr>
<tr>
<td>MIMO</td>
<td>multiple-input multiple-output</td>
</tr>
<tr>
<td>MLE</td>
<td>maximum likelihood estimation</td>
</tr>
<tr>
<td>PAM</td>
<td>pulse-amplitude modulation</td>
</tr>
<tr>
<td>PBS</td>
<td>polarization-beam splitter</td>
</tr>
<tr>
<td>PCPE</td>
<td>principal component-based phase estimation</td>
</tr>
<tr>
<td>PMD</td>
<td>polarization-mode dispersion</td>
</tr>
<tr>
<td>QAM</td>
<td>quadrature amplitude modulation</td>
</tr>
<tr>
<td>SNR</td>
<td>signal-to-noise ratio</td>
</tr>
<tr>
<td>VV</td>
<td>Viterbi-Viterbi</td>
</tr>
<tr>
<td>WDM</td>
<td>wave-division multiplexing</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

The number of users connected to the Internet is growing at a rapid rate, with 53.7% of the world’s population connected in 2019, which is a big increase from 16% in 2005 [1]. Projections indicate that this number will rise to 66% in 2023 [2]. The amount of traffic generated per connected user is also expected to increase, due to the adoption of higher-resolution video streaming and the transition to cloud storage and computing.

A vast majority of the data transmitted over the Internet is carried over fiber-optic cables, a technology that was enabled through the invention of lasers [3] and low-loss fibers [4, 5] in the 60’s. The introduction of the erbium-doped fiber amplifier (EDFA), in 1987, extended the reach of fiber-optic communication systems, and rendered the need for signal regeneration redundant [6]. Since then, numerous methods have been developed to increase the data rates of these systems.

In this thesis, we will focus on intradyne coherent systems [7]. These have the advantage of enabling utilization of the full optical field without the need for an optical phase-locked loop, thus simplifying the optical hardware and enabling the use of modulation formats utilizing both the amplitude and the phase of the signal. Coherent systems rely heavily on digital signal processing (DSP) to compensate for transmission impairments, and the DSP is typically realized as an application-specific integrated circuit (ASIC). These ASICs can typically account for a significant portion of the total power dissipation of a system [8, 9], and the dissipation will be even higher for the higher-order modulation formats needed to increase the data rate further. At the same time, the power dissipation needs to be reduced to allow for more densely packed equipment, and minimize both the need for cooling and the cost of operating the systems. Unfortunately, the trend of reduced power dissipation for each new CMOS process node seems to be slowing down [10], further motivating the need for more efficient DSP algorithms and circuit implementations.

One of the modules of the coherent receiver DSP is the carrier phase recovery (CPR) unit, which compensates for the phase noise present in the received signal [11]. A large number of different CPR algorithms have been suggested, but so far there has been a lack of circuit implementations of these solutions. Such implementations are necessary to achieve credible estimates of CPR power dissipation and to reliably compare the algorithms. These estimates become increasingly important when coherent systems are introduced also for shorter links [12], where the two largest power consumers of the DSP subsystem, chromatic and polarization-mode dispersion compensation [9], can be removed or simplified.

In this thesis we present circuit implementations of a number of popular CPR algorithms and show how these can be optimized for low power dissipation. Insights on the circuit design and fixed-point properties allow us to uncover potential power savings that would be hard to exploit using a floating-point model of the algorithm. The implementations are used to investigate how the limited resolution of the fixed-point number representation used in the DSP ASIC affect the output data and how implementation choices and parameter settings affect the power
dissipation. Furthermore, the hardware-description language (HDL) implementations allow us to run the algorithms on field-programmable gate arrays (FPGAs), enabling faster evaluation of various implementation variations than when using computer simulations.

1.1 Thesis Outline

A brief overview of a coherent fiber-optic communication system is presented in Chapter 2, including common signal impairments and the architecture of a typical coherent DSP. Short descriptions of the CPR algorithms used are included, followed by a section outlining some of the necessary considerations when creating circuit implementations. Chapter 2 provides a context to the included papers, whose contributions are summarized in Chapter 3, and is aimed to give a background to readers who are unfamiliar with fiber-optic communication. The papers included in this thesis can be found in Chapter 4.
Chapter 2

Background

This chapter contains a short background on coherent fiber-optic communication systems, with a special focus on the topics of phase noise and carrier recovery aspects relevant to the publications included in this thesis. It also includes a short introduction to the challenges faced when developing a circuit implementation of a DSP algorithm.

2.1 Fiber-Optic Communication

The simplest form of a fiber-optic communication system uses intensity modulation/direct detection (IM/DD). The ones and zeros of the data stream are used to modulate the amplitude of the optical signal, while photo detectors intercept the signal at the receiver. The number of amplitude levels varies depending on the pulse-amplitude modulation (PAM) format used. The simplest, PAM2, uses two levels to represent either a zero or a one, while higher-order PAM formats can be used to increase the data throughput. These higher-order formats have additional amplitude levels per data-carrying pulse, or symbol, making it possible to encode multiple bits per symbol. The four amplitude levels in PAM4 are used to encode two bits of data on each symbol, doubling the data rate for the same symbol rate as PAM2.

The IM/DD method does, however, not fully utilize the properties of the optical field, since it is not possible to detect the phase of the transmitted light. The introduction of coherent receivers for fiber-optic systems solved this problem. In these receivers, amplitude modulation is combined with phase modulation to create quadrature amplitude modulation (QAM).

A coherent fiber-optical system consists of three main components: a transmitter, which converts a data stream into a physical signal, a transmission medium, i.e. the fiber, and a receiver that converts the transmitted signal back into a binary data stream. A block diagram of a transmitter is shown in Fig. 2.1. In the transmitter, DSP is used to generate the QAM modulation signals, $I$ and $Q$, from the binary data stream. These signals are passed through digital-to-analog converters (DAC) and the analog signal is used to modulate a laser-generated

![Figure 2.1: Simplified block diagram of a coherent transmitter.](image)
carrier wave (CW) using IQ modulators. If data is sent using both polarizations, two sets of modulators are used and the two signals are merged in a polarization-beam combiner before being launched into the medium.

For shorter links, the fiber can be connected directly from the transmitter to the receiver, but for long-haul installations the link is typically divided into spans with amplifiers inserted between them to manage fiber-losses. These amplifiers are most commonly EDFAs and their amplified spontaneous emission (ASE) is a large source of noise in the system. In the receiver, shown in Fig. 2.2, the input signal is split into two polarizations using a polarization-beam splitter (PBS) and mixed with the local oscillator (LO) laser in 90-degree optical hybrids. The outputs from the 90-degree hybrids are signals representing the $I$ and $Q$ portion of the optical field, which is converted to electrical signals using photo detectors. The electrical signals are amplified using transimpedance amplifiers before digitization in analog-to-digital converters (ADC). The digital signals are then processed by the DSP, described in Section 2.1.2.

### 2.1.1 Signal Impairments

Apart from the ASE and fiber attenuation, signal propagation in the fiber will distort the transmitted signals in other ways, and one main task of the DSP is to compensate for these impairments, which can be divided into linear and non-linear. This section briefly presents some of these impairments.

The propagation constant of the fiber is frequency dependent, which causes chromatic dispersion (CD). The CD results in pulse broadening and if the pulses become wide enough, the result is inter-symbol interference (ISI). The effect of CD is dependent on the fiber length, and is larger for longer links. If CD is not adequately compensated for in the receiver, it can severely limit the maximum length of the transmission. One method for compensation is to use dispersion-compensating fibers, which have a dispersion parameter with a sign opposite to that of a standard fiber. It can also be compensated using DSP, as described in Section 2.1.2.

A second type of dispersion is polarization-mode dispersion (PMD), which is caused by fiber birefringence. The effect is a polarization-dependent propagation constant, which leads to crosstalk between the two polarizations. Birefringence is caused by geometric properties of the fiber core, i.e. deviations from a perfectly circular cross section, and variations in the refractive index of the fiber, which can be polarization dependent. The PMD is a time dependent property, and varies with e.g. temperature or mechanical stress. DSP is usually used to compensate for PMD in coherent systems.

The most common non-linear impairments are caused by the Kerr effect, a quadratic dependence of the refractive index on the applied optical power, which causes self-phase modulation, where a transmitted pulse undergoes a phase shift as it travels through the fiber, causing a broadening of the signal spectrum. If many wavelengths are used to transmit data simultaneously, such as when using wave-division multiplexing (WDM), these can modulate the phase of each other in cross-phase modulation. WDM systems can also be affected by four-wave mixing, where new signals are generated at frequencies dependent on the original signals.
In intradyne coherent systems, signal impairments are also caused by frequency and phase differences between the CW and LO lasers, and by their finite linewidth. In these systems the LO laser is not synchronized to the CW laser, causing the mixed signal to have a remaining frequency offset, which needs to be handled by the DSP. The limited linewidth of the two lasers also adds phase noise to the received symbols, which can be described as a random rotation of the symbols in the complex plane. The phase noise can be modeled as a Wiener process

\[
\theta_k = \theta_{k-1} + \Delta \theta,
\]

where \(\theta_k\) is the phase of the \(k\)th signal and \(\Delta \theta\) is a random variable with Gaussian distribution having zero mean and a variance as

\[
\sigma_{\Delta \theta}^2 = 2\pi \Delta f T_s,
\]

where \(\Delta f\) is the combined CW and LO linewidth, and \(T_s\) is the symbol duration. The linewidth symbol-duration product, \(\Delta f T_s\), is usually used as a normalized measurement of the phase noise.

Fig. 2.3 shows 16QAM symbols both with and without phase noise, illustrating the difficulty of correctly distinguishing between the symbols when phase noise is present.

2.1.2 Digital Signal Processing

An overview of the DSP architecture commonly used in coherent receivers is shown in Fig. 2.4. The first stage is optical front-end compensation, which reduces the effect of distortion caused by the components in the optical front end, e.g. imperfections in the 90-degree hybrids or mismatches in photo-diode response. The static channel compensation is used to remove the ISI caused by chromatic dispersion and is usually implemented as an FIR filter [13]. For longer links, the number of taps would be too large for a time-domain filter, and in these cases frequency-domain filtering can be used instead.

Since the sample clocks of the transmitter and the receiver are not synchronized, it is necessary to perform some type of clock recovery. The digitized signal from the ADC is typically oversampled and a clock recovery unit is used to find the best sampling instance. This can be performed separately [11], or by using adaptive FIR filters that can be merged with the adaptive equalizer described next [14].

Figure 2.4: Typical architecture of a coherent receiver DSP.
Dynamic channel compensation, or adaptive equalization, is used to remove time-dependent impairments such as PMD. The equalizer can be implemented as a $2 \times 2$ MIMO filter, and since these impairments vary with time, the taps of the filter need to be updated dynamically. Error signals used to update the tap values can be taken directly from the equalizer output [11] or after carrier recovery [15], as in the case of a decision-directed equalizer. Dynamic channel compensation does not only affect PMD but can also be used to reduce other time-varying impairments and residual chromatic dispersion following static channel compensation.

Once chromatic dispersion and PMD have been removed from the input signal, the frequency offset and phase noise need to be handled before decoding. The offset can be removed e.g. by detecting the spectrum peak of the equalized signal [16]. Since the estimation and compensation of phase noise is the main topic of this thesis, a selection of CPR algorithms is presented in the next section.

A fiber-optic link is often considered free from errors if the bit error rate (BER), i.e. the probability of incorrectly decoding a bit, is below $10^{-15}$. To have such a low BER at the output of the DSP would require a very high signal-to-noise ratio (SNR), which would reduce the possible length of the link and be extremely demanding for the DSP. The solution is to add a forward error correction (FEC) module after the DSP and to add a small amount of redundant data to the transmitted signal. A state-of-the-art FEC can relax the output BER requirements of the DSP to approximately $10^{-2}$ [17].

### 2.1.3 Carrier Phase Recovery Algorithms

In this work we divide carrier phase recovery (CPR) into two distinct parts, the phase estimation and the compensation. Many of the following algorithms differ only in the estimation part, since the compensation is typically a multiplication with the complex number

$$C_k = e^{-j\theta_k},$$

(2.3)

where $\theta_k$ is the estimated phase of the $k$th sample.

A good CPR algorithm should be able to handle the combined linewidth of the CW and LO lasers without large effects on the BER of the system. These lasers often have a linewidth in the order of hundreds of kHz. The CPR algorithm should also be parallelizable, in order to reach the data throughput necessary in fiber-optic systems. Typically, feedback loops should be avoided, since the latency of the CPR can reduce the possible tracking speed significantly. There are two main groups of CPR algorithms: data-aided, which use known pilot symbols to estimate the phase, and non-data-aided or blind, which use the data symbols for phase estimation. The following section will describe one data-aided approach using pilot symbols, while the remaining CPR algorithms are blind.

### Pilot-Symbols Aided Carrier Phase Recovery

A pilot-based CPR uses known pilot symbols, time-division multiplexed with the data symbols to recover the phase. Typically, these symbols are of a simple modulation format like QPSK, and once demodulated the phase is calculated. To reduce the effect of additive white Gaussian noise (AWGN) on the phase estimation, an average of multiple pilot symbols can be used. If it is necessary to track fast phase changes, the pilot overhead can become high. Consequently, a drawback of this method is that the pilot symbols reduce the data throughput of the system. To lower the overhead, the pilot-aided approach can be followed by a blind CPR to remove the residual phase noise [18]. Paper A contains a pilot-aided CPR implementation, extending the work presented in Paper F.
Blind Phase Search

Blind phase search (BPS) was introduced for fiber-optical systems by Pfau et al. [19], as a way to perform CPR for modulation formats that encode data on both the phase and the amplitude, such as QAM. The algorithm rotates the input symbols with $B$ test phases, after which the distance to the closest constellation point for each rotated input symbol is calculated. To reduce the impact of AWGN, an average of the distances for $N$ consecutive symbols is calculated for each test phase, and the rotated input symbols with the minimum average distance are selected as the output. The two main parameters controlling the BPS behavior, $B$ and $N$, can be selected to minimize the SNR penalty compared to a system without phase noise. The optimum parameter settings are dependent on both $\Delta f T_s$ and the SNR. A more detailed description of the algorithm is found in Paper A.

One of the main issues with the BPS algorithm is the large number of test phases needed to reach a low SNR penalty for systems employing higher-order QAM formats. In fact, the larger the number, the larger the algorithm complexity and power dissipation of a circuit implementation. One method is to split the CPR into two stages, a coarse and a fine stage. Suggested solutions include using BPS as a first coarse stage [20], as a fine stage [21] or as both stages [22]. Another approach to reduce the complexity of BPS is to use quadratic interpolation of the distances, which can decrease the number of test phases without significant effects on the SNR penalty [23].

Principal Component-Based Phase Estimation

The phase noise can also be estimated using principal component analysis [24]. Diniz et al. [25] utilize the fact that the principal components of the squared input symbols are proportional to the phase rotation of theses symbols in their work on principal component-based phase estimation (PCPE). In PCPE, the power iteration method is used to calculate a covariance matrix over $N$ squared input values, and this matrix is then used to extract the principal component.

The resulting phase estimation from PCPE is not as exact as that of BPS with sufficient number of test phases, resulting in a larger SNR penalty if PCPE is used alone. However, if PCPE is used as a first stage in a two-stage CPR approach, with BPS as the second fine-grained stage, SNR penalties similar to single-stage BPS can be reached with a reduced number of test phases for BPS [25].

Viterbi-Viterbi

For PSK-modulation formats, which encode data on the phase only, the $M$th-power, or Viterbi-Viterbi (VV), phase estimator can be used [26]. This estimator works on the basis that taking the $M$th power of an input symbol for $M$PSK formats, removes the phase modulation, followed by an averaging to reduce the impact of AWGN.

The $M$th-power phase estimator works well for the PSK modulation formats, but breaks down for QAM formats, as these also encode information on the magnitude of the symbols. Since these estimators are relatively simple, multiple modifications have been suggested to facilitate their use also for QAM. One such method is to perform QPSK-partitioning of the input symbols [27], which are split into Class-1 symbols, having a modulation angle of $\pi/4 + n\pi/2$ for $n = 0...3$, and Class-2 symbols with other modulation angles, where the Class-1 symbols are used to estimate the phase noise. The distinction between these two classes of symbols can be performed by studying the magnitudes of the symbols, as shown in Fig. 2.5, where the Class-1 symbols are circled in red. For higher-order formats, only a small fraction of the received symbols can be used in the estimation, resulting in the need for a longer averaging window and therefore worse performance for high-frequency phase variations.

When using VV based CPR algorithms as a fine-grained stage in a multi-stage CPR approach, further simplifications are possible. In [28] a constellation-transformation (CT) method is sug-
gested, where received 16QAM symbols are transformed to QPSK after first passing through a coarse-grained CPR stage. The QPSK symbols are then used perform fine CPR using the Viterbi-Viterbi method. Bilal et al. extended this to 64QAM in [29], where they also show that adding maximum likelihood estimation (MLE) stages after a two-stage CPR further increase the tolerance for higher linewidths.

2.1.4 Cycle Slips

All of the blind algorithms described above have a limited range of the estimated phase, e.g. BPS usually have test phases selected between 0 and $\pi/2$ for square QAM. In conjunction with the $\pi/2$ symmetry of the modulation formats considered in this thesis, this limited range causes the problem of cycle slips. When the estimated phase reaches the end of the range, it wraps around to the other end. This jump can be detected and compensated in an unwrapping operation, but if the jump was present in the received signal, the estimated phase will have an error of a multiple of $\pi/2$. The cycle-slip probability is different for different algorithms and increase with larger $\Delta fT_s$ [30]. For a stable working system, an acceptable cycle-slip probability per bit can be as low as $10^{-18}$ [30]. Differential encoding of the bits determining the quadrant of the symbol can be used to mitigate the effect of cycle slips, but can cause an increased BER, depending on the type of FEC used [30].

2.2 DSP Implementation

The high throughput demands of current and future fiber-optic communication systems put stringent timing and power requirements on the coherent DSP. In this thesis we use a target symbol rate of 20–32 GBaud, but the rate of the clock in a typical DSP ASIC is much lower. This difference implies that parallel processing of the received symbols is needed, complicating the circuit development. To reduce the power consumption, limited resolution arithmetic is typically used, and pipelining is extensively utilized to shorten the critical path. This section describes these methods and how they affect the circuit implementation of DSP algorithms.
Parallel processing of received symbols is achieved by duplicating functional elements. A block diagram of a simple three-tap serial FIR filter is shown in Fig. 2.6, and its corresponding three-parallel implementation is shown in Fig. 2.7. If the designs were to use the same clock, the throughput of the parallel version would be increased threefold at the cost of a larger silicon area and higher power dissipation.

![Figure 2.7: Three-tap FIR filter parallelized in three lanes.](image)

The critical path of a circuit is the longest path between two sequential elements, e.g. registers, which restrict the achievable clock rate of the design. By inserting pipelining stages in the path, its length can be reduced and the maximum clock rate at which the design works can be increased. The latency of the circuit, i.e. the time it takes for the output to update after a changing input is, however, increased. An example of a pipelined three-tap FIR filter is shown in Fig. 2.8, with the pipelining stage marked with a dashed line. With this architecture, the critical path of the filter is essentially cut in half. The addition of pipelining stages also reduces the probability of glitches, i.e. short unwanted signal toggles, which can have a significant impact on power dissipation [31].

![Figure 2.8: Pipelined three-tap FIR filter.](image)

Implementing a circuit in parallel or adding pipelining stages is often simple for feed-forward circuits, such as the FIR filter described above. For feedback circuits, e.g. the adaptive equalizer described in Section 2.1.2, implementation becomes more complex as the latency of the pipelining stages adds a delay to the tap update. As shown in Paper A, parallel implementation of certain operations can also quickly become unfeasible due to increased power consumption.

To reduce power dissipation and circuit area requirements, limited-resolution fixed-point
Chapter 2. Background

arithmetic operations are used in the DSP. The input to the ADC is a continuous analog signal, while the output is a discrete quantized signal, and during quantization information is invariably lost. With the move to higher-order modulation formats, the number of bits needed to adequately represent the analog signal in the digital domain increases [19], which can have a large impact on the power dissipation and circuit area. Minimizing the resolution in all stages of the DSP, without significantly affecting the quality of the DSP output, is key in keeping the power consumption low. Controlling the bit-growth resulting from common arithmetic operations, and applying rounding and approximations where possible are some of the tools available to the designer.
Chapter 3

Summary of Contributions

This work approaches the challenges of carrier phase recovery for fiber-optic communication systems from an ASIC design perspective. By implementing circuit descriptions of proposed CPR algorithms, these can be modified and optimized for better performance, in terms of SNR penalty, and power dissipation. The circuit implementations also enable us to highlight the different trade-offs involved in transferring an algorithmic idea to a circuit implementation, and to better understand how well suited different algorithms are for use in a DSP system.

Paper A presents a circuit implementation of the BPS algorithm and the most important algorithmic modifications necessary to reach a working implementation. We show that the energy efficiency can be kept around 1 pJ/bit for 16QAM but that the power dissipation can become prohibitively large at higher-order formats, due to the increased test-phase and word-length resolution demands. Since the design needs to be extensively parallelized to reach our target throughput, a block-averaging method is introduced instead of the originally suggested sliding-window approach, at a very low SNR penalty.

An implementation of a pilot-based CPR is also described in Paper A and used as a reference point in terms of power dissipation. The pilot-based approach is relatively insensitive to the modulation format used to encode the data, which keeps the power dissipation low also for 256QAM. The SNR penalty is, however, slightly higher than for BPS as the pilot overhead would become unreasonably high in order to reach similar results.

In Paper B we present an FPGA-based fiber-optic channel emulator that can be used to evaluate HDL descriptions of DSP implementations. The reprogrammability of an FPGA is useful when evaluating different implementations. Since the same HDL description can be used both to create ASIC designs and to configure FPGAs, the performance, in terms of e.g. BER, can be easily monitored. This is especially useful when studying rare phenomena, such as cycle slips, or to reach very low BERs. The system emulates an AWGN channel with phase noise, and as a demonstration we use it to reach BERs as low as $10^{-13}$ for the BPS implementation presented in Paper A. These types of simulations are also possible to do using software models of the circuit. However, the processing speed is prohibitively slow and our FPGA setup shows a five orders of magnitude decrease in calculation time compared to software simulations.

We added a cycle-slip counter to the FPGA-based channel emulator from Paper B, and in Paper C we use it to evaluate the probability of a cycle slip occurring for our BPS implementation, using both block and sliding window averaging. We show that the performance of the block averaging method is slightly better in terms of cycle slips, due to the fact that only one cycle slip can occur per block. Our results also show that AWGN is the main source of cycle slips at the SNRs required to reach a BER of $10^{-2}$, and that the length of the averaging window is the design parameter that has the largest impact on cycle-slip probability.

In Paper D, we introduce and evaluate circuit implementations of single and two-stage CPR for 256QAM, using a range of CPR algorithms modified for efficient hardware usage. We show that PCPE and a modified Viterbi-Viterbi implementation are more energy efficient than BPS,
but at the cost of a significantly higher SNR penalty. A two-stage approach, where PCPE or a modified Viterbi-Viterbi stage is followed by a simplified BPS, is shown to be a good trade-off between energy efficiency and SNR penalty, reaching 1 pJ/bit at 0.6 dB penalty. Paper D also includes results for a modified VV stage followed by a CT stage, which is shown to have a slightly higher SNR penalty than PCPE+BPS.
References


REFERENCES


