Simplified Josephson-junction fabrication process for reproducibly high-performance superconducting qubits

Downloaded from: https://research.chalmers.se, 2021-07-22 06:52 UTC

Citation for the original published paper (version of record):
Simplified Josephson-junction fabrication process for reproducibly high-performance superconducting qubits
Applied Physics Letters, 118(6)
http://dx.doi.org/10.1063/5.0037093

N.B. When citing this work, cite the original published paper.
Simplified Josephson-junction fabrication process for reproducibly high-performance superconducting qubits

Cite as: Appl. Phys. Lett. 118, 064002 (2021); https://doi.org/10.1063/5.0037093
Submitted: 11 November 2020. Accepted: 25 January 2021. Published Online: 10 February 2021


COLLECTIONS

This paper was selected as an Editor’s Pick

ARTICLES YOU MAY BE INTERESTED IN

Elastic properties assessment in the multiferroic BiFeO$_3$ by pump and probe method
Applied Physics Letters 118, 062902 (2021); https://doi.org/10.1063/5.0039505

A quantum engineer’s guide to superconducting qubits
Applied Physics Reviews 6, 021318 (2019); https://doi.org/10.1063/1.5089550

Elliptical micropillar cavity design for highly efficient polarized emission of single photons
Applied Physics Letters 118, 061101 (2021); https://doi.org/10.1063/5.0041565
We introduce a simplified fabrication technique for Josephson junctions and demonstrate superconducting Xmon qubits with $T_1$ relaxation times averaging above 50 $\mu$s ($Q > 1.5 \times 10^9$). Current shadow-evaporation techniques for aluminum-based Josephson junctions require a separate lithography step to deposit a patch that makes a galvanic, superconducting connection between the junction electrodes and the circuit wiring layer. The patch connection eliminates parasitic junctions, which otherwise contribute significantly to dielectric loss. In our patch-integrated cross-type junction technique, we use one lithography step and one vacuum cycle to evaporate both the junction electrodes and the patch. This eliminates a key bottleneck in manufacturing superconducting qubits by reducing the fabrication time and cost. In a separate lithography step to deposit a patch that makes a galvanic, superconducting connection between the junction electrodes and the circuit wiring layer, which requires impedance matching and identical inductances along the long, lumped-element transmission line to avoid reflections and parameter fluctuations. It is, therefore, important to increase the reproducibility of Josephson junctions (JJ) in order to enable pulsed-microwave control while avoiding crosstalk, a necessity for scaling up to tens of coupled qubits and more. Reproducibility is also important for various superconducting devices, particularly, the traveling-wave parametric amplifier (TWPA), which requires impedance matching and identical inductances along the long, lumped-element transmission line to avoid reflections and signal loss.

The most common material combination of JJs for qubit applications consists of an aluminum/aluminum oxide/aluminum (Al/AlO$_x$/Al) sandwich fabricated by double-angle shadow evaporation of aluminum, within one vacuum cycle, with controlled in situ oxidation in between to form the tunneling barrier. Maintaining a galvanic, superconducting contact between the JJ’s electrodes and the rest of the circuit is important, in order to avoid forming “parasitic” junctions in series, whose dielectric loss tangent contributes to decoherence and parameter fluctuations. In fact, in a recent study, Lisenfeld et al. found that a major part of the two-level-system (TLS) defects responsible for dielectric loss may be located within the parasitic junction formed due to the shadow evaporation technique, with another significant contribution located at circuit interfaces, while the contribution of the small-size JJ itself can be negligible. Additionally, Nersisyan et al. showed that the area of this parasitic junction adversely affects the coherence of the qubit. To mitigate this issue, the parasitic junction can be eliminated by depositing a patch (or bandage) layer that...
connects the junction electrodes to the rest of the circuit, after removal of the native oxide of aluminum. However, the further processing introduced by adding the patch can introduce more losses, especially those caused by interfacial resist residues that are difficult to remove.

In this work, we propose and demonstrate a technique to fabricate both the junction and the patch layer in a single lithography step by evaporating from three angles. We name the technique patch-integrated cross-type (PICT), with reference to the cross-type Josephson junctions first proposed by Potts et al. We favorably evaluate the quality and reliability of our process by characterizing both the qubit coherence and the fabrication reproducibility. We measured the $T_1$ relaxation and $T_2^*$ Ramsey free-induction decay times and their fluctuations, showing an average quality factor, $Q = 1.6 \times 10^9$, i.e., without additional losses in comparison to our standard fabrication process. ($Q = 2\pi f_0 T_1$, where $f_0$ is the qubit transition frequency.)

In addition, we characterized the reproducibility of the JJ parameters by fabricating a statistically significant number (>3600) of Josephson junctions and measuring their normal resistance, $R_N$, at room temperature. $R_N$ is directly proportional to the Josephson inductance, $L_J$, and therefore, the measurement of $R_N$ provides information on reproducibility of the qubit frequency, $f_{01}$. The measured inter-chip coefficient of variation (CV), the standard deviation divided by the mean, is 3.7% across a wafer, which drops to an average on-chip value of 2.7%. Furthermore, the resistance spread increases with decreasing junction size: for sizes used in fixed-frequency transmon qubits (0.02–0.06 $\mu$m$^2$), we found a wafer-level variation of 3.4%–4.9%, corresponding to 1.7%–2.5% in qubit frequency.

The process described in this work builds on the background of our previous standard qubit design and fabrication techniques. The layout of a typical device is shown in Fig. 1(a): it consists of a transmon/Xmon-type qubit (i) that is capacitively coupled to a readout resonator (ii), which is inductively coupled to a transmission line (iii). In our standard fabrication process, the aluminum ground plane is first deposited using electron beam evaporation. The wiring (transmission line, resonator, and shunt capacitor) and the flux trapping holes are then patterned using optical lithography and etched using wet chemistry. Figure 1(b) shows the JJ layout and the bandages or patches commonly used to connect it to the rest of the circuit. The junction itself (A) is patterned using electron beam lithography (EBL), where proximity error correction (PEC) is used to optimize the dose factors for each junction based on its size. The Al layers are then deposited using the cross technique (two thin-film depositions at an angle separated by a 90° planetary turn and oxidation to form the tunneling barrier), in a Plassys MEB 550x evaporator, followed by liftoff. Next, the patch layer (B) is patterned in a final lithography step, which ensures galvanic connection of the junction to the capacitor (C) and the ground plane (D). After development, the oxide layer on top of the aluminum is ion-milled in situ before the deposition of the patch and liftoff.

In our PICT process, we pattern both the junction and the patch in one EBL step and evaporate the thin films within one vacuum cycle. A modification to the patch layout makes this possible, as shown in Fig. 2, where instead of rectangles, the patches are shaped like 45° fringes to provide selective deposition and milling when the resist is

![Fig. 1. (a) Micrograph of a device, consisting of an Xmon qubit (i) capacitively coupled to a resonator (ii), which is inductively coupled to a transmission line (iii). (b) Layout of the Josephson junction (A) and the patch for the standard process (B), connecting the junction electrodes to the Xmon capacitor (C) and ground (D).](https://example.com/fig1.png)

![Fig. 2. (a)–(e) Schematic of the PICT process flow, showing the layout after (a) development, (b) deposition of the first electrode, (c) deposition of the second electrode, (d) ion milling of the aluminum oxide with the exposed, pure aluminum shown in green, and (e) patch deposition and resist removal. $\theta$ and $\phi$ are the planetary and tilt angles of the sample holder, respectively. Deposition of Al on top of the resist is not shown for clarity. (f) SEM image of the fabricated junction with the patch layer.](https://example.com/fig2.png)
thick enough. This eliminates an entire lithography run and reduces the total steps of Josephson-junction fabrication by 50%.

The subsequent evaporation steps are shown in Figs. 2(a)–2(e), where \( \theta \) and \( \varphi \) are the planetary and tilt angles (from the y-axis) of the sample holder, respectively. The evaporation and ion milling are both perpendicular to the yz-plane, pointing toward the \(-x\) direction. The reference position is shown in Fig. 2(a), where \( \varphi = \theta = 0^\circ \). When the angles are set at \( \theta = \theta_1 \) and \( \varphi = \varphi_1 \), first, the sample holder turns counterclockwise around the x-axis by \( \theta_1 \) degrees in the yz-plane. Next, the sample holder turns (tilts) around the z-axis by \( \varphi_1 \) degrees.

The first junction electrode (1) is deposited at \( \theta = 0^\circ \) and \( \varphi = 45^\circ \) [Fig. 2(b)] and oxidized to form the tunneling barrier. The second electrode (2) is then deposited at \( \theta = -90^\circ \) and \( \varphi = 45^\circ \) in Fig. 2(c) and oxidized to form a protective layer for the Al film; this controlled oxidation is preferred over natural oxidation of aluminum as a result of exposure to the oxygen in air. The purpose of the two slits in both the ground and capacitor electrodes, into which the two junction electrodes fit, is to avoid any discontinuity in the deposited electrodes due to shadowing. Having slits is not a general necessity; we added them to keep the electrodes and the wiring layout as close as possible to the design of our standard devices. Next, the surface is prepared for patterning, i.e., removing the oxide atop the Al films in the fringes. This is achieved by Ar\(^+\) ion milling of the substrate at \( \theta = -45^\circ \) and \( \varphi = 45^\circ \) [Fig. 2(d)]. At this angle, the resist wall protects the junction area from being milled away. Al is then deposited from the same angle in order to form the patch [Fig. 2(e)]. The Al is anew oxidized to create a protective oxide. Figure 2(f) shows a scanning electron micrograph (SEM) of the junction and the patch after lift-off. Note that the two electrode ends are slightly wider than the junction width itself, for better contact between the electrode and the fringes.

Apart from \( \varphi \) and \( \theta \), three other parameters have to be taken into account in this process: the resist thickness \( t \), the width of a fringe \( f \), and the width of the junction electrodes \( d \). The cross-type technique requires that \( s > \tan \varphi \) to obtain selective electrode deposition\(^{10,11}\) [3D schematic, Fig. 2(b)]. However, here the more stringent condition \( s > d/\sqrt{2} \tan \varphi \) applies to avoid deposition or milling of the junction area when forming the patch layer. Additionally, it is required that \( f < s/\sqrt{2} \tan \varphi \) to avoid Al deposition on the fringes during deposition of the electrodes, assuming a fringe angle of 45\(^\circ\) [3D schematic on Fig. 2(d)]. For all of these inequalities, \( \varphi \) is left variable. In our implementation, \( s = 0.95 \mu m, f = 0.4 \mu m, \) and \( \varphi = 45^\circ \).

We note that other patch patterns exist, which can connect the junction electrodes to the rest of the circuit—the key is to shape them such that they are shadowed and protected from the evaporating metal when the junction is being made.

In order to quantitatively investigate the quality of the junctions made by the PICT process, we fabricated Xmon qubits and compared their performance against our benchmark.\(^{12}\) Our study involves two chips designated as S (standard) and P (PICT), each containing three Xmons denoted X1, X2, and X3. To establish a fair comparison between the two processes, we fabricated both chips on the same wafer so that they would undergo the exact same steps for the ground plane and wiring layer until the wafer was split into two for the fabrication of the junctions and the patches. Each chip was packaged and wire bonded in a copper box, mounted onto the mixing chamber of a dilution refrigerator, and measured at a temperature below 12 mK.

<table>
<thead>
<tr>
<th>Qubit</th>
<th>Junction area ( (\mu m^2) )</th>
<th>( f_{01} ) (GHz)</th>
<th>( T_1 ) (( \mu s ))</th>
<th>( T_2 ) (( \mu s ))</th>
<th>( Q ) (10(^6))</th>
</tr>
</thead>
<tbody>
<tr>
<td>S-X1</td>
<td>0.024</td>
<td>4.219</td>
<td>54 ( \pm ) 23%</td>
<td>73 ( \pm ) 22%</td>
<td>1.4</td>
</tr>
<tr>
<td>P-X1</td>
<td>0.024</td>
<td>4.19</td>
<td>59 ( \pm ) 12%</td>
<td>65 ( \pm ) 26%</td>
<td>1.6</td>
</tr>
<tr>
<td>S-X2</td>
<td>0.0225</td>
<td>4.268</td>
<td>55 ( \pm ) 23%</td>
<td>53 ( \pm ) 36%</td>
<td>1.5</td>
</tr>
<tr>
<td>P-X2</td>
<td>0.0225</td>
<td>4.15</td>
<td>56 ( \pm ) 23%</td>
<td>57 ( \pm ) 29%</td>
<td>1.5</td>
</tr>
<tr>
<td>S-X3</td>
<td>0.021</td>
<td>3.956</td>
<td>48 ( \pm ) 35%</td>
<td>41 ( \pm ) 37%</td>
<td>1.2</td>
</tr>
<tr>
<td>P-X3</td>
<td>0.021</td>
<td>3.933</td>
<td>69 ( \pm ) 20%</td>
<td>43 ( \pm ) 28%</td>
<td>1.7</td>
</tr>
</tbody>
</table>

Table I presents the qubit parameters. We find that the frequency of each qubit on the P chip matches that of its pair on the S chip within a few tens of MHz, which indicates that the PICT process did not cause any large variations in the frequency. We measured \( T_1 \) and \( T_2 \) for each of the six qubits more than 250 times over a time span of approximately 15 h in order to capture the statistics of the ubiquitous parameter fluctuations.\(^{28}\) Figures 3(a) and 3(c) show examples of measurement (data points) and their fits (continuous line) on qubit P-X1. Figures 3(b) and 3(d) show histograms of \( T_1 \) and \( T_2 \) for qubits S-X1 and P-X1, showing very similar values between the chips. For all the qubits, the values of \( T_1 \) and \( T_2 \) and their standard deviations are summarized in Table I. Since these qubits have different frequencies, we can most fairly compare their performance by rescaling their \( T_1 \) to the quality factor \( Q \). The average \( Q \) for the PICT-JJ qubits is \( 1.6 \times 10^6 \), while for the standard qubits, we obtain a negligibly different number: \( 1.4 \times 10^6 \).

We studied the reproducibility of the normal state resistance for junctions fabricated using the PICT process. The transmon qubit is essentially an anharmonic oscillator with fundamental transition frequency\(^{12}\)

\[
f_{01} \approx 1/(2\pi\sqrt{1/C') - E_C/h}. \tag{1}\]

Here, the charging energy, \( E_C = e^2/(2C) \), depends on the qubit’s total capacitance \( C \), where \( e \) is the electron charge. The Josephson inductance, \( L_I = \Phi_0/(2\pi I_L) \), depends on the junction critical current, \( I_c \) (\( \Phi_0 = h/(2e) \) is the magnetic flux quantum and \( h \) is Planck’s constant.) In turn, \( L_I \) is related to the junction normal-state resistance, \( R_{\text{N}} \), via the Ambegaokar–Baratoff relation,\(^{29}\) \( L_I R_N = \pi \Delta/(2e) \). These equations indicate that \( C \) and \( R_N \) are the parameters that can influence the reproducibility of the qubit frequency across a wafer. The material and thickness-dependent gap parameter, \( \Delta \), is not expected to fluctuate across a wafer at zero temperature.\(^{30,31}\) The capacitance \( C \) is dominated by a large planar capacitor with small fabrication-induced variation. Simulation shows that even 0.3 \( \mu m \) variation in the linewidth of the capacitor changes the capacitance by \( \sim 1\% \). As a result, \( R_N \) is the dominant parameter that causes variation in the qubit frequency, and following the analysis of Ref. \( 6 \), the deviation in \( f_{01} \) is half that of \( R_N \).

Statistical studies of normal resistance have been reported for both niobium- and aluminum-based JJs fabricated using different methods. Table II summarizes these studies, the most recent of which
is a larger-scale reproducibility study over several wafers by Kreikebaum et al. They showed an average on-chip variation of 1.8% and a wafer-scale spread of less than 3.5% although during subsequent fabrication of qubits, it increased to 6.9%.

Using the PICT process, we fabricated thousands of test junctions and measured their resistance for a wafer-scale study of reproducibility. The 76-mm wafer included forty chips of size 0.5 × 0.5 cm², and each chip had 100 test junctions with 10 different sizes. The focus of this study was on small JJs (0.01 to 0.16 μm²), the typical sizes used for transmon qubits. We measured the junction resistances using an automated probe station at room temperature (only measurements with a coefficient of determination higher than 0.99 were considered).

TABLE II. Statistical studies of the normal resistance of niobium and aluminum-based Josephson junctions, both with an aluminum-oxide tunnel barrier.

<table>
<thead>
<tr>
<th>References</th>
<th>Material</th>
<th>JJ area (μm²)</th>
<th>Variation (%) wafer-level</th>
<th>Variation (%) chip-level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bumble et al.⁵</td>
<td>Nb</td>
<td>0.33</td>
<td>...</td>
<td>2–4</td>
</tr>
<tr>
<td>Tolpygo et al.⁸</td>
<td>Nb</td>
<td>0.03–1.8</td>
<td>0.8–8</td>
<td>...</td>
</tr>
<tr>
<td>Lotkhov et al.⁴</td>
<td>Al</td>
<td>0.125–0.25</td>
<td>10–20</td>
<td>...</td>
</tr>
<tr>
<td>Pop et al.⁷</td>
<td>Al</td>
<td>0.02–0.2</td>
<td>...</td>
<td>3.5</td>
</tr>
<tr>
<td>Kreikebaum et al.¹⁰</td>
<td>Al</td>
<td>0.042</td>
<td>3.5</td>
<td>1.8</td>
</tr>
<tr>
<td>This work</td>
<td>Al</td>
<td>0.01–0.16</td>
<td>2.5–6.3</td>
<td>1.2–2.9</td>
</tr>
</tbody>
</table>

FIG. 3. Coherence characterization for two different qubits, S-X1 (standard process) and P-X1 (PICT process). (a) and (c) represent $T_1$ and $T_2'$ data and fits for one measurement iteration on P-X1. (b) and (d) are histograms of $T_1$ and $T_2'$ over 250 measurements on both S-X1 and P-X1.
Figure 4(a) shows a heat map of the fabrication yield of each chip. The total wafer-scale yield is about 99.1%. The bottom panel of Fig. 4(b) shows the yield as a function of junction size over the whole wafer.

The top panel of Fig. 4(b) shows the mean resistance for each junction size across the wafer, $R_{N}(A)$, on a log scale with error bars representing one standard deviation. The continuous line is a linear fit with a slope of $-0.9$, close to the expected number of $-1$, since $R_{N} \propto 1/A$. The deviation from the $-1$ slope is caused by the constant linewidth bias (here $\sim 28$ nm) in the EBL pattern compared to the computer-aided design (CAD). A heat map for the average normalized linewidth bias (here with the same size across the wafer, such that the linewidth bias is divided by the mean resistance of junctions (CV) of wafer. Figure 4(e) shows, in red squares, the coefficient of variation $R_{N}$ in terms of $A$. One can then fit the data in Fig. 4(e) to Eq. (3) after substituting for $CV_{R_{N}}$ and extract the constants $CV_{R_{N}}$ and $\sigma_{d}$ from the fit. We find $CV_{R_{N}} = 3.8\%$ and $\sigma_{d} = 3$ nm. $CV_{A}$ as a function of the junction area is plotted in Fig 4(f). This determination of $CV_{A}$ and $\sigma_{d}$ was done using the nominal, designed junction area; however, we can improve the accuracy by taking into account the previously determined 28 nm linewidth bias. In this way, we find $CV_{R_{N}} = 1.8\%$ and $\sigma_{d} = 4$ nm. For the typical JJ sizes (0.02–0.06 $\mu m^{2}$) used for

$$R_{N} = \frac{R_{J}}{A}. \quad (2)$$

Parenthetically, we disregard any contribution to the fluctuation of the measured normal-state resistance from electrode thickness variations across the wafer (in series with the junctions), which we estimate to be $<0.5\%$. Assuming $R_{J}$ and $A$ are independent variables, the $CV$ of $R_{N}$ can be expressed as

$$(CV_{R_{N}})^{2} = (CV_{R_{J}})^{2}(CV_{A})^{2} + (CV_{R_{J}})^{2} + (CV_{A})^{2}. \quad (3)$$

In this equation, $CV_{R_{N}}$ is solely determined by the uniformity of the oxide barrier across the wafer. On the other hand, we can derive an expression for $CV_{A}$ in terms of $A$ itself. Given the simple case of a square junction with side length $d$, $A = d^{2}$ and $\sigma_{A} = 2d\sigma_{d}$, where $\sigma$ denotes the standard deviation. Dividing the latter equation by $A$, we obtain $CV_{A} = \sigma_{A}/A = 2\sigma_{d}/\sqrt{A}$. Now, $\sigma_{d}$ is mainly determined by the lithography process, including exposure, development, and descumming, and it is assumed to be a certain constant that does not scale with $d$. One can then fit the data in Fig 4(e) to Eq. (3) after substituting for $CV_{A}$ and extract the constants $CV_{R_{J}}$ and $\sigma_{d}$ from the fit. We find $CV_{R_{J}} = 2.3\%$ and $\sigma_{d} = 3$ nm. $CV_{A}$ as a function of the junction area is plotted in Fig 4(f). This determination of $CV_{A}$ and $\sigma_{d}$ was done using the nominal, designed junction area; however, we can improve the accuracy by taking into account the previously determined 28 nm linewidth bias. In this way, we find $CV_{R_{J}} = 1.8\%$ and $\sigma_{d} = 4$ nm. For the typical JJ sizes (0.02–0.06 $\mu m^{2}$) used for

FIG. 4. Reproducibility of the PICT junction resistance. (a) Heat map of the fabrication yield for forty $5 \times 5$-nm$^{2}$ chips across a 76-mm wafer. (b, top) Mean value of $R_{N}$, with error bars (red), vs junction area, and a linear fit (blue). (b, bottom) Fabrication yield vs junction area. (c) Heat map of the average normalized resistance, $R_{N}$. (d) Histograms of $R_{N}$ for four different junction areas. (e) $CV_{R_{N}}$ (points) vs junction area and a decaying fit (continuous line) to Eq. (3). (f) $CV_{A}$ vs junction area, according to the equation $CV_{A} = 2\sigma_{d}/\sqrt{A}$. 


© Author(s) 2021
fixed-frequency transmon qubits, $\sigma_d = 4 \text{ nm}$ corresponds to $CV_d$ of 2.9%–4.6%, that is, 60%–70% of the total variation in $R_N$ is attributed to fluctuations in the junction area, while the rest is attributed to the inhomogeneity of the tunnel barrier.

Improving the reproducibility of $R_N$ requires minimizing the two parameters $CV_d$ and $\sigma_d$. For $CV_d$, it was shown that the uniformity of the AlO$_x$ barrier heavily relies on the uniformity and the morphology of the underlying Al layer in addition to the oxidation conditions. For $\sigma_d$, the lithographic process is the main contributor. A high-resolution resist and an optimized EBL process, in addition to an inhomogeneity of the tunnel barrier.

To summarize, we proposed and demonstrated a simplified process to fabricate a Josephson junction and its patch layer that provides a superconducting, galvanic connction of the junction to the circuit. The process relies on shadow evaporation from three angles and fabricates the junction and the patch in only one lithography step. Suitable CVRJ by optimizing the lithography process and by improving the uniformity and reproducibility of the AlO$_x$ barrier heavily relies on the uniformity and the morphology of the underlying Al layer in addition to the oxidation conditions.

Note added. A related JJ-fabrication technique, named the in situ bandaged junction (ISBJ), was recently and independently developed by Bilmes et al.20

This research was funded by the KAW Foundation through the Wallenberg Center for Quantum Technology (WACQT) and by the EU flagship on Quantum Technology No. H2020-FETFLAG-2018-03 Project No. 820363 OpenSuperQ. The authors acknowledge the use of Nanofabrication Laboratory (NFL) at Chalmers and thank the staff, especially Henrik Frederiksen, Mats Hagberg, Bengt Nilsson, and Johan Andersson. We also thank Lars Jönsson for machining the sample boxes and Giovanna Tancredi for her valuable feedback on this manuscript.

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

37. We performed the same reproducibility study on a 50-mm wafer and achieved the same yield. However, the wafer-level variation was higher since the EBL system was unable to accurately focus for patterns close to the rim of the wafer. On a 50-mm wafer, the average wafer-scale variation was 7%. However, an inner area on the wafer, containing 25 chips, showed a variation of only 3.5%.