Digital Emulation of Time-Varying PMD for Real-Time DSP Evaluations

Downloaded from: https://research.chalmers.se, 2023-09-15 05:11 UTC

Citation for the original published paper (version of record):

N.B. When citing this work, cite the original published paper.
Digital Emulation of Time-Varying PMD for Real-Time DSP Evaluations

Haorui Kan¹, Hong Zhou¹, Erik Börjeson¹, Magnus Karlsson², and Per Larsson-Edefors¹
¹Dept. of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden
²Photonics Laboratory, Chalmers University of Technology, Gothenburg, Sweden
erikbor@chalmers.se

Abstract: We introduce a digital PMD emulator to accelerate BER analysis of coherent receiver DSPs. The emulator creates parameterizable, time-varying impairments, which we use to demonstrate real-time analysis of a CMA equalizer. © 2021 The Author(s)

1. Introduction

The digital signal processing (DSP) hardware used in fiber-optic communication systems is designed with very strict performance requirements, many of which cannot be evaluated unless time-varying transmission properties are considered. But real-time experiments involving optical and electronic components can become very complex. The CHOICE environment [1] introduces digital emulation as an alternate route to real-time analysis of coherent fiber-optic communication systems. CHOICE contains a set of hardware description (VHDL) components that can be interconnected to configure a field-programmable gate array (FPGA) system to run real-time DSP experiments in which pseudo-random data are generated online. Here, transmitter properties and some channel impairments, such as phase noise, can be digitally emulated and superpositioned on the modulated data. The resulting digitally-encoded symbols are in real-time transferred to the DSP receiver unit which is located in the same FPGA.

In an optical emulator of polarization-mode dispersion (PMD), a number of fiber sections, each with a birefringent crystal whose rotation is under computer control, are concatenated [2]. In contrast, we here introduce a digital emulator of PMD. This emulator digitally models the physical PMD effects based on the waveplate model [3] and can be inserted inside a digital end-to-end system model such as CHOICE. With a digital PMD emulator, we can precisely control polarization rotations and group delays along the fiber’s two polarizations and change these as the FPGA emulation run progresses. This makes for parameterizable, programmable real-time DSP evaluations.

2. Digital PMD Emulation

In the waveplate model [3], the fiber is considered as a concatenation of waveplates with random birefringences and rotation angles. The transmission matrix \( N(\omega) \) can then be represented as the product of \( K \) birefringent waveplates as [4]:

\[
N(\omega) = \prod_{k=1}^{K} N_k(\omega) = \prod_{k=1}^{K} \begin{bmatrix}
\cos \theta_k & \sin \theta_k \\
-\sin \theta_k & \cos \theta_k
\end{bmatrix}
\begin{bmatrix}
e^{j\omega \tau_k/2 + j\delta_k} & 0 \\
0 & e^{-j\omega \tau_k/2 - j\delta_k}
\end{bmatrix}
\]

Here, \( \theta_k \) and \( \delta_k \) is the rotation angle and phase shift of section \( k \), and \( \tau_k \) is the differential group delay (DGD) between the two channels. For simplicity we will use \( \delta_k = 0 \) in the following. However, this model requires signals to be transformed back and forth between time and frequency domain, which complicates a real-time implementation. Thus, we move the waveplate model to the time domain. We use Lagrange fractional delay filters, which are finite impulse response (FIR) filters with Lagrange interpolation coefficients [5], to apply a delay equal to fractions of the symbol period, \( \tau_k/2 \) and \( -\tau_k/2 \), to each of the channels.

A block diagram of our digital PMD emulator is shown in Fig. 1. We concatenate an arbitrary number of fiber sections; each section with a rotation component and two FIR filters, which are parameterizable with a rotation angle read-only memory (ROM) and a Lagrange interpolation component which takes as input a fractional delay parameter. The final rotation component is needed to complete the waveplate model.

Fig. 1 also shows a QPSK modulated input signal and the outputs of MATLAB and VHDL simulations of the two channels in a one-section PMD emulator that uses a rotation angle \( \theta \) of 10° and a DGD of 0.6\( T_{sym} \) where \( T_{sym} \) is the symbol period. The results show that the digital PMD VHDL-based emulator agrees well with the MATLAB reference model. (Note that the PMD emulator supports higher modulation formats than QPSK.)

3. System Verification of Digital PMD Emulator

To ensure its functionality, we use VHDL simulations to verify the digital PMD emulator inside the digital system model shown in Fig. 2. Based on CHOICE [1], we develop a two-channel system, in which two random-number generator (RNG) components generate pseudo-random data which go through a QPSK modulator component.
Root-raised cosine (RRC) pulse shaping is done using a 51-tap FIR filter structure for a roll-off factor of 0.1. Since the RRC filter uses an oversampling of two, the filter is parallelized in two data lanes. The use of a symmetric transposed filter reduces resource consumption and critical path delay. Next, the two polarizations pass through the emulated fiber, in which the digital effect of PMD is added. At the receiving end, RRC downsampling and demodulation are carried out, after which an error counter logs the number of times the received digital symbols differ from the original data generated by the RNG components.

An example of a VHDL system simulation in Xilinx Vivado is shown in Fig. 3. We use one fiber section with a DGD of 0.6T_{sym}, and gradually increase \( \theta \) from 0° to 45°. When \( \theta \) increases to 13°, an error occurs. In addition, a larger \( \theta \) produces more errors, which means that PMD has a greater impact on the signals, which is consistent with our expectations.

4. Real-Time System with PMD Emulator and Equalizer

For the real-time emulations, we use a Xilinx Virtex-7 VC709 board which we run at a clock rate of 30 MHz. To emulate a system similar to a practical fiber channel, we now introduce additive white Gaussian noise (AWGN) and use a basic constant-modulus algorithm (CMA) equalizer to downsample the signals and compensate their PMD impairments. The structure of this system is shown in Fig. 4. Here, the PMD emulator component has 10 sections, each with the same DGD value but with different \( \theta \). We set the first, center and last section to variable rotations, with different \( \theta \) updating frequencies. All other sections have fixed \( \theta \). We use an 11-tap CMA equalizer with a step size equal to 0.0002 to make the equalizer stable in these feature demonstrations. The total number of bits transmitted over both channels and the total number of erroneous bits are captured by an integrated logic analyzer (ILA). This information is then used to calculate the bit error rate (BER) using MATLAB.

First we use a per-section DGD of 0.06T_{sym}. The \( \theta \) of the first, center and last section changes randomly in the range from 0° to 15°. The updating frequency of the first, center and last sections is 0.3, 1.0, and 0.1 Hz, respectively. Since each polarization is emulated at a system clock rate of 30 MHz, these rotations would correspond to, on average, 30, 101, and 10 rad/s, respectively, in a 30-Gbaud system. Fig. 5(A) shows how the BER varies with the input signal to noise ratio. The results match the theoretical BER curve in a Gaussian environment, which we expect when rotations are slow and have limited effect on the system performance. To explore how a more pronounced PMD effect influences long-time BERs, we increase the updating frequency of the center section by 100X for the 8, 10, and 12 dB cases; this fast scenario is marked with dashed lines in Fig. 5(A).

Fig. 5(B) shows how the updating frequency of \( \theta \) influences the BER. We compare two scenarios with different center section updating frequencies. One is for emulating a benign scenario by setting the center section updating
frequency to 1 Hz (101 rad/s in a 30-GBaud system). The other one is for emulating a harsh scenario by setting the frequency to 5 kHz (505 krad/s in a 30-GBaud system). We can see that the higher updating frequency will cause a penalty in the BER, since the CMA equalizer has less time to fully converge in that scenario.

Fig. 5(C) shows how the per-section DGD influences the BER trend. We compare two scenarios with a per-section DGD equal to 0.06T_{sym} and 0.02T_{sym}, respectively. The per-section DGD doesn’t have much influence on the BER trend since the CMA equalizer can compensate for it, but it does impact the speed of convergence: Smaller delays will make BER decrease faster, but they will converge to the same value.

Finally, Table 1 clearly shows that we can readily fit the whole emulator system on the used FPGA.

<table>
<thead>
<tr>
<th>VHDL component</th>
<th>LUT utilization</th>
<th>DSP utilization</th>
<th>Slice registers</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>RNG+Modulator</td>
<td>306 (0.07%)</td>
<td>-</td>
<td>191 (0.02%)</td>
<td>-</td>
</tr>
<tr>
<td>RRC Upsampling</td>
<td>6508 (1.50%)</td>
<td>96 (3.00%)</td>
<td>6899 (0.80%)</td>
<td>-</td>
</tr>
<tr>
<td>AWGN</td>
<td>1883 (0.43%)</td>
<td>24 (0.67%)</td>
<td>3279 (3.78%)</td>
<td>-</td>
</tr>
<tr>
<td>PMD</td>
<td>11987 (2.76%)</td>
<td>588 (16.30%)</td>
<td>6407 (0.74%)</td>
<td>12.5 (0.75%)</td>
</tr>
<tr>
<td>CMA Equalizer</td>
<td>2116 (0.49%)</td>
<td>380 (10.56%)</td>
<td>7455 (0.86%)</td>
<td>-</td>
</tr>
<tr>
<td>Demodulator</td>
<td>24 (0.01%)</td>
<td>-</td>
<td>10 (0.01%)</td>
<td>-</td>
</tr>
<tr>
<td>Error Counter</td>
<td>6 (0.01%)</td>
<td>-</td>
<td>254 (0.02%)</td>
<td>-</td>
</tr>
<tr>
<td>ILA</td>
<td>1386 (0.40%)</td>
<td>-</td>
<td>2696 (0.30%)</td>
<td>9    (0.61%)</td>
</tr>
<tr>
<td>Others</td>
<td>8 (0.01%)</td>
<td>-</td>
<td>33 (0.01%)</td>
<td>-</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>25117 (5.60%)</strong></td>
<td><strong>1088 (30.22%)</strong></td>
<td><strong>28592 (3.30%)</strong></td>
<td><strong>21.5 (1.46%)</strong></td>
</tr>
</tbody>
</table>

Table 1: Resource utilization of Xilinx Virtex-7 FPGA.

5. Conclusion

We introduced a digital PMD emulator, whose polarization rotations and group delays along two polarizations can be precisely controlled in real-time FPGA emulations. Starting from the CHOICE environment [1], we designed a two-polarization real-time system, including our PMD emulator and a CMA equalizer, and tested how PMD parameters influence system BER in long-time runs.

References