

FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training

Downloaded from: https://research.chalmers.se, 2025-12-04 12:52 UTC

Citation for the original published paper (version of record):

Liu, K., Börjeson, E., Häger, C. et al (2023). FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training. 2023 Optical Fiber Communications Conference and Exhibition, OFC 2023 - Proceedings. http://dx.doi.org/10.23919/OFC49934.2023.10116856

N.B. When citing this work, cite the original published paper.

research.chalmers.se offers the possibility of retrieving research publications produced at Chalmers University of Technology. It covers all kind of research output: articles, dissertations, conference papers, reports etc. since 2004. research.chalmers.se is administrated and maintained by Chalmers Library

FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training

Keren Liu⁽¹⁾, Erik Börjeson⁽¹⁾, Christian Häger⁽²⁾, and Per Larsson-Edefors⁽¹⁾

(1) Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden
(2) Department of Electrical Engineering, Chalmers University of Technology, Gothenburg, Sweden
christian.haeger@chalmers.se, perla@chalmers.se

Abstract: We design and implement an adaptive machine learning equalizer that alternates multiple linear and nonlinear computational layers on an FPGA. On-chip training via gradient backpropagation is shown to allow for real-time adaptation to time-varying channel impairments. © 2023 The Author(s)

1. Introduction

Optical fiber channels suffer from both linear and nonlinear impairments that severely affect the transmission performance. Moreover, environmental changes due to temperature or mechanical strains can lead to time-varying effects which require adaptive equalization. Adaptive equalizers are indeed commonplace in optical receivers [1,2], typically implemented via gradient-descent-based least-mean squares filtering [3]. For example, in coherent systems such equalizers can track the inverse Jones matrix of the channel and may also correct for additional distortions such as residual chromatic dispersion [4]. However, the underlying equalizer structure is *linear*, which limits the type of functionalities that can be expressed and therefore also the performance that can be achieved.

To overcome the limitations of linear equalizers, a wide variety of machine learning (ML) algorithms have recently been proposed and verified in hardware (HW). For example, field-programmable gate array (FPGA) implementations of various neural network equalizers were demonstrated for IM/DD links [5], passive optical networks [6], optical interconnects [7], and coherent systems [8]. Moreover, application-specific integrated circuit (ASIC) design of a model-based ML equalizer [9, 10] was studied in [11]. However, all of the previous works in [5–8, 11] consider *static* nonlinear equalization, i.e., the training is performed offline and only the inference stage is implemented in HW. By contrast, in this paper we implement *both* the inference and training stage of a model-based ML equalizer on the same FPGA, which allows the equalizer to adapt to time-varying channel impairments. To the best of our knowledge, this is the first paper that studies HW implementation of on-chip gradient backpropagation [12] for nonlinear equalizers. Note that an adaptive equalizer based on unsupervised *K*-means clustering was implemented on an FPGA in [13]. However, the corresponding training stage is different (and less complex) compared to the gradient-based training of neural networks.

2. Machine Learning Equalizer Model

Following [14], our ML equalizer is based on the split-step solution of the (inverse) Manakov-PMD equation. The equalizer (Fig. 1) consists of 3 layers and includes both the forward propagation (FP) and gradient backward propagation (BP). The FP alternates trainable linear steps and fixed (non-trainable) nonlinear Kerr steps. Each linear step applies a real-valued 2×2 multiple-input multiple-output finite impulse response (MIMO-FIR) filter independently to the real and imaginary parts of the signal in both polarizations. Each nonlinear step applies $\mathbf{u} \exp(j\frac{8}{9}\gamma L \|\mathbf{u}\|^2)$, where $\mathbf{u} \in \mathbb{C}^2$ is the Jones vector of the signal, γ the nonlinearity parameter, and L the step size. As a last step, a non-trainable matched filter (MF) is applied independently to the signal in each polarization.

The equalizer is trained via stochastic gradient descent according to $\theta_{i+1} = \theta_i - \xi \nabla \mathcal{L}(\theta_i)$, where θ_i are the trainable parameters in iteration i, ξ is the learning rate, and \mathcal{L} is a loss function. We use the mean squared error (MSE) $\mathcal{L}(\theta_i) = \frac{1}{B} \sum_{k=1}^{B} \|\mathbf{y}_k(\theta_i) - \mathbf{x}_k\|^2$, where B is the batch size, $\mathbf{y}_k(\theta_i) \in \mathbb{C}^2$ are the estimated symbols after the MF, and $\mathbf{x}_k \in \mathbb{C}^2$ are known pilots. This corresponds to standard supervised training. However, different loss functions can also accommodate blind or decision-directed training modes without major HW modifications, similar to conventional adaptive linear equalizers [2]. The gradients $\nabla \mathcal{L}(\theta_i)$ are calculated numerically by applying the chain




Fig. 1. Equalizer structure including forward propagation (FP) and gradient backward propagation (BP). (SR: shift register)

rule [12]. The data flow in the BP is reversed compared to the FP (see the bottom of Fig. 1), where the calculation of local derivatives require as input the derivatives from the previous layer and intermediate signals from the FP.

3. Hardware (HW) Implementation

After our implementations are developed and verified at the system level, using TensorFlow and Matlab, we develop HW description code (VHDL) to logically and sequentially define the HW structure. Final HW verification and analysis is performed with logic simulation: The Matlab system model (see Sec. 4) supplies the equalizer's VHDL model with input data cycle by cycle and the VHDL output is verified with system-level reference data.

Forward Propagation (Inference): Running at 2 samples/symbol, the FP HW uses short time-domain filters [14, 15] and a HW-friendly Kerr layer [16] to simplify implementation. Since all HW is pipelined for throughput, the FP HW needs to use delays implemented as shift registers (see Fig. 1) to synchronize the FP and BP inputs.

Backward Propagation and Training: BP was first implemented by hand in Matlab and verified against the automatic gradient computation in TensorFlow. Next, using the Matlab implementation as a reference, we built a structural HW model of the equalizer using VHDL. Since the complexity of BP HW is potentially very high, this would have negative consequences on HW resource usage and on cycle latency, which impacts the timing with which the BP updates the equalizer parameters. To have an efficient HW implementation, we used several different techniques across the BP modules: (i) Addition of several fixed right shifts $\frac{1}{2^n}$ to perform division by the batch size B in the loss BP layer, (ii) application of HW-efficient Taylor expansion [11,15] to the Kerr BP layer, and (iii) resource sharing/time multiplexing of computing units in BP layers where parallel processing of the entire batch is neither necessary nor feasible in terms of resources. The compound effect of these optimizations in our BP HW implementation leads to a reduction of multiplication complexity by around 85%. Although operator complexity is a blunt metric for predicting actual HW circuits, a significant complexity reduction is critical to achieving an ML equalizer implementation which can fit on an FPGA.

4. Results

The system model (Fig. 2) is adapted from [14] and intends to strike a balance between realism and the limited HW resources available for our equalizer, while still providing meaningful training data. The model emulates single-channel transmission of a 32-Gbaud signal (PM-QPSK, root-raised cosine, roll-off 0.1) over 3 fiber spans of length L=100 km. Each span k applies (i) polarization rotations $\begin{pmatrix} \cos \alpha_k & \sin \alpha_k \\ -\sin \alpha_k & \cos \alpha_k \end{pmatrix}$, where $\alpha_k \in [-\pi, \pi]$ is a random rotation angle, (ii) differential group delays according to $\mathrm{diag}(e^{-j\omega\frac{\tau_k}{2}}, e^{j\omega\frac{\tau_k}{2}})$, where $\tau_k = \tau \sqrt{3\pi L/8}$ and $\tau = 0.2$ ps/ $\sqrt{\mathrm{km}}$, and (iii) Kerr nonlinearities $\boldsymbol{u} \exp(-j\frac{8}{9}\gamma L ||\boldsymbol{u}||^2)$, where $\gamma = 1.2$ rad/W/km. After applying a final output rotation, Gaussian noise with average noise power $P_n = -14$ dBm is added before low-pass filtering the received signal. The equalizer itself uses 5-tap MIMO-FIR filters, leading to 20 real-valued coefficients per step, i.e., 60 real-valued trainable parameters in total. The learning rate ξ is separately adjusted for each input power.

Batch size considerations: Fig. 3 (left) shows the system-level performance (in Matlab) in terms of the effective signal-to-noise ratio (SNR), i.e., the inverse of the MSE, as a function of the input power for various batch sizes. Larger batch sizes give better performance but are more difficult to implement in HW. For our implementation, we selected B = 21, which is close to the case where we initialize the equalizer to the (approximate) nonlinear channel inverse and comparable to, e.g., [2] which uses B = 16 for their adaptive linear equalizer.

Wordlength considerations: Ideally, we want to reduce the signal wordlengths (WLs) so that we save HW resources but still have performance close to the system simulations. In the VHDL equalizer, we use five different WLs: (i) WL of symbol/sample and BP layers, except gradient layer output, (ii) WL of the parameter $\bar{\gamma} = \frac{8}{9}\gamma L$, (iii) WL of the Kerr angle $\phi = \bar{\gamma} ||\mathbf{u}||^2$ in the Kerr FP layers, (iv) WL of each tap in the linear FP layers and gradients in the gradient layers, and (v) WL of the taps in the MF layers. Using logic simulations, we assess the equalizer performance in terms of effective SNR and convergence speed. Our analysis shows that a good choice for the WLs are {14,16,12,14,12} which give a moderate penalty and a performance of around 21.2 dB. By accepting some more performance degradations, WLs can be reduced further.

Convergence: Fig. 3 (middle) compares the convergence behavior of the final VHDL equalizer at the optimal launch power of 10 dBm to the reference Matlab implementation (using identical training data and noise realizations). While the Taylor expansion does not appreciably affect the effective SNR, the VHDL implementation is




Fig. 2. Block diagram of the end-to-end system model.




Fig. 3. Results illustrating the overall system performance (left), convergence behavior (middle), and adaptivity (right). A sliding window averaging over 4096 symbols is used in the middle and right figures.

affected by fixed-point quantization and rounding and scaling issues, leading to slightly worse performance.

Time-varying channels and adaptivity: Fig. 3 (right) shows how the equalizer handles different polarization rotation speeds. Here, we assume that all four rotation angles α_k (3 spans + final rotation) are time-dependent, where the rotation speed is varied from 10^5 to 10^6 rad/s. It can be seen that the equalizer shows essentially no performance penalty for 10^5 rad/s, whereas higher speeds lead to a performance degradation.

Resource utilization: Using Vivado Design Suite 2020.2 with a clock rate of 50 MHz, the equalizer is implemented on a Xilinx VC709 FPGA development board with a Virtex-7 XC7VX690T. The resource utilization is shown in Table 1. DSP slices are the main resource bottleneck. However, while the equalizer uses 79.72% of

DSP slices, there is still enough room for further adding an on-board PMD-Kerr emulator [16], enabling a complete real-time test platform. Although the time-multiplexed computing units save considerable HW resources in, e.g., the linear BP layers, it is clear that the BP HW consumes more resources than the FP HW. This is not too surprising since even for adaptive linear equalizers, the HW overhead related to training is considerable [2]. For future work, it might be interesting to reduce the number of trainable parameters by decomposing the full MIMO filters [14,17] or to reduce the training overhead by applying ideas from meta learning [18]. Moreover, one could investigate the possibility of only updating a *subset* of parameters in real-time, potentially also using a less frequent updating scheme, to reduce power dissipation [19].

Table	1. R	esource	usage.
-------	------	---------	--------

Module	LUTs	DSP slices
Kerr FPs	11,685 (2.70%)	78 (2.17%)
Linear FPs	1,476 (0.34%)	288 (8.00%)
MF FP	7,028 (1.62%)	0 (0.00%)
Loss BP	2,920 (0.67%)	0 (0.00%)
MF BP	5,724 (1.32%)	132 (3.67%)
Linear BPs	7,030 (1.62%)	480 (13.33%)
Kerr BPs	37,131 (8.57%)	992 (27.56%)
Gradients	44,917 (10.37%)	900 (25.00%)
FP	20,189 (4.66%)	366 (10.17%)
BP	97,722 (22.56%)	2,504 (69.56%)
Total	120,423 (27.80%)	2,870 (79.72%)

5. Conclusion

Our work demonstrates feasibility of on-chip training of a multi-layer ML equalizer on an FPGA, which represents an important step towards efficient implementation on ASICs, where further wordlength optimizations can be carried out. By using comprehensive cycle-based logic simulations, we verified that our VHDL implementation realizes an ML-based adaptive equalizer which can operate in real-time. This new equalizer represents an important DSP enabler which can be integrated in our CHOICE environment [20–22].

Acknowledgements: The work of C. Häger was supported by the Swedish Research Council under grant no. 2020-04718.

References

- 1. M.-S. Chen et al., "A fully-integrated 40-Gb/s transceiver in 65-nm CMOS technology," IEEE J. Solid-State Circuits 47, 627-640 (2012).
- 2. D. E. Crivelli et al., "Architecture of a single-chip 50 Gb/s DP-QPSK/BPSK transceiver ..." IEEE Trans. Circuits Syst. I: Reg. Pap. 61, 1012–1025 (2014).
- 3. P. S. R. Diniz, Adaptive Filtering (Springer US, Boston, MA, 2013), 3rd ed.
- 4. S. J. Savory, "Digital filters for coherent optical receivers," Opt. Express 16, 804-817 (2008).
- 5. M. Chagnon et al., "Quantized deep neural network empowering an IM-DD link running in realtime on a field programmable ..." in Proc. ECOC, (2019).
- 6. N. Kaneda et al., "FPGA implementation of deep neural network based equalizers for high-speed PON," in Proc. OFC, (2020).
- 7. M. Li et al., "FPGA implementation of time-interleaved pruning neural network equalizer for short reach optical interconnects," in Proc ACP, (2021).
- 8. P. J. Freire et al., "Towards FPGA implementation of neural network-based nonlinearity mitigation equalizers ...," in Proc. ECOC, (2022).
- 9. C. Häger et al., "Nonlinear interference mitigation via deep neural networks," in Proc. OFC, (2018).
- 10. C. Häger et al., "Physics-based deep learning for fiber-optic communication systems," IEEE J. Sel. Areas Commun. 39, 280–294 (2021).
- 11. C. Fougstedt et al., "ASIC implementation of time-domain digital backpropagation with deep-learned chromatic ..." in Proc. ECOC, (2018).
- 12. D. E. Rumelhart et al., "Learning representations by back-propagating errors," Nature 323, 533–536 (1986).
- 13. E. Giacoumidis et al., "Real-time machine learning based fiber-induced nonlinearity compensation in energy-efficient ..." APL Photonics 5, 2–7 (2020).
- 14. R. M. Bütler et al., "Model-based machine learning for joint digital backpropagation and PMD compensation," J. Light. Technol. 39, 949–959 (2021).
- 15. C. Fougstedt et al., "Time-domain digital back propagation: Algorithm and finite-precision implementation aspects," in Proc. OFC, (2017).
- 16. K. Liu et al., "FPGA-based optical Kerr effect emulator," in Proc. SPPCOM, (2022).
- 17. H. Kan et al., "Digital emulation of time-varying PMD for real-time DSP evaluations," in Proc. ACP, (2021).
- 18. O. Simeone et al., "From learning to meta-learning: Reduced training overhead and complexity for ...," IEEE 6G Wirel. Summit (2020).
- 19. C. Fougstedt et al., "Dynamic equalizer power dissipation optimization," in Proc. OFC, (2016).
- 20. P. Larsson-Edefors and E. Börjeson, "Fiber-on-Chip: Digital FPGA emulation of channel impairments for real-time evaluation of DSP," in Proc. OFC, (2022).
- 21. CHOICE Chalmers Optical Fiber Channel Emulator (2022). www.cse.chalmers.se/research/group/vlsi/choice.
- 22. E. Börjeson et al., "Towards FPGA emulation of fiber-optic channels for deep-BER evaluation of DSP implementations," in Proc. SPPCOM, (2019).