

Effects of fabrication routes and material parameters on the control of superconducting currents by gate voltage

Downloaded from: https://research.chalmers.se, 2025-12-04 23:24 UTC

Citation for the original published paper (version of record):

Ruf, L., Elalaily, T., Puglia, C. et al (2023). Effects of fabrication routes and material parameters on the control of superconducting currents by gate voltage. APL Materials, 11(9). http://dx.doi.org/10.1063/5.0159750

N.B. When citing this work, cite the original published paper.

research.chalmers.se offers the possibility of retrieving research publications produced at Chalmers University of Technology. It covers all kind of research output: articles, dissertations, conference papers, reports etc. since 2004. research.chalmers.se is administrated and maintained by Chalmers Library

RESEARCH ARTICLE | SEPTEMBER 20 2023

Effects of fabrication routes and material parameters on the control of superconducting currents by gate voltage

L. Ruf ⑩ ; T. Elalaily ⑩ ; C. Puglia ⑫ ; Yu. P. Ivanov ⑩ ; F. Joint ⑪ ; M. Berke ⑫ ; A. Iorio ⑩ ; P. Makk ⑩ ; G. De Simoni ⑫ ; S. Gasparinetti ⑩ ; G. Divitini ⑫ ; S. Csonka ⑫ ; F. Giazotto ⑯ ; E. Scheer ☒ ⑫ ; A. Di Bernardo ☒ ⑫



APL Mater. 11, 091113 (2023) https://doi.org/10.1063/5.0159750





Citation

CrossMark

Articles You May Be Interested In

A gate- and flux-controlled supercurrent diode effect


Appl. Phys. Lett. (January 2023)

Physical and radiation shielding properties of tantalum-zinc-sodium-borate glasses

AIP Conference Proceedings (August 2021)

Composition and structure of Si-doped NiTi with a complex surface profile

AIP Conference Proceedings (December 2017)





Effects of fabrication routes and material parameters on the control of superconducting currents by gate voltage

Cite as: APL Mater. 11, 091113 (2023); doi: 10.1063/5.0159750

Submitted: 26 May 2023 • Accepted: 24 August 2023 •

Published Online: 20 September 2023









AFFILIATIONS

- ¹ Department of Physics, University of Konstanz, 78457 Konstanz, Germany
- ²Department of Physics, Budapest University for Technology and Economics, 1111 Budapest, Hungary
- MTA-BME Superconducting Nanoelectronics Momentum Research Group, Budapest, Hungary
- Department of Physics, Faculty of Science, Tanta University, Al-Geish St., 31527 Tanta Gharbia, Egypt
- ⁵NEST, Istituto Nanoscienze-CNR and Scuola Normale Superiore, Piazza San Silvestro 12, I-56127 Pisa, Italy
- ⁶Electron Spectroscopy and Nanoscopy, Istituto Italiano di Tecnologia, 16163 Genova, Italy
- Department of Microtechnology and Nanoscience, Chalmers University of Technology, 41296 Göteborg, Sweden
- ⁸MTA-BME Correlated Van der Waals Structures Momentum Research Group, Müegyetem rkp. 3, H-1111 Budapest, Hungary
- Department of Physics "E. R. Caianiello," Università degli studi di Salerno, 84084 Fisciano, SA, Italy

ABSTRACT

The control of a superconducting current via the application of a gate voltage has been recently demonstrated in a variety of superconducting devices. Although the mechanism underlying this gate-controlled supercurrent (GCS) effect remains under debate, the GCS effect has raised great interest for the development of the superconducting equivalent of conventional metal-oxide semiconductor electronics. To date, however, the GCS effect has been mostly observed in superconducting devices made by additive patterning. Here, we show that devices made by subtractive patterning show a systematic absence of the GCS effect. Doing a microstructural analysis of these devices and comparing them to devices made by additive patterning, where we observe a GCS, we identify some material and physical parameters that are crucial for the observation of a GCS. We also show that some of the mechanisms proposed to explain the origin of the GCS effect are not universally relevant

© 2023 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/5.0159750

I. INTRODUCTION

In conventional metal-oxide semiconductor (CMOS) circuits, the logic state of one of the elemental three-terminal device components (the transistor) is controlled via the application of a gate voltage ($V_{\rm G}$). The applied $V_{\rm G}$ induces an electric field (E) that changes the density of charge carriers flowing through a nanoscale-size constriction of the transistor, and this, in turn, sets the logic state of the device.

The superconducting equivalent of such effect had remained unknown for years, possibly because it was believed that in a superconductor (S), which is a normal metal (N) above its superconducting critical temperature (T_c), the E induced by an applied V_G would be just screened within the Thomas–Fermi length (typically a few angstroms from the S surface³), meaning that E would have no effects on the S properties.

Over the past few years, however, several groups^{4–22} have shown that an applied V_G can affect the superconducting

a) Authors to whom correspondence should be addressed: elke.scheer@uni-konstanz.de and angelo.dibernardo@uni-konstanz.de

current (supercurrent) through a nanoconstriction made from S. As the applied $V_{\rm G}$ is increased, the critical supercurrent ($I_{\rm c}$) of the S nanoconstriction does not change significantly compared to its value measured at $V_{\rm G}=0$ until after $|V_{\rm G}|$ reaches a certain threshold value ($V_{\rm G,onset}$). For $|V_{\rm G}| > V_{\rm G,onset}$, $I_{\rm c}$ gets progressively suppressed until it becomes null at an even higher $|V_{\rm G}|$ ($V_{\rm G,offset}$). The applied $V_{\rm G}$ can, therefore, switch the S nanoconstriction from a superconducting state with zero resistance (and $I_{\rm c}\neq 0$) to a metallic state with non-null resistance (and $I_{\rm c}=0$).

The possibility of switching a superconducting device between two states with different resistance via an applied $V_{\rm G}$ can be seen as the superconducting equivalent of the effect used to control the logic state of semiconductor transistors in CMOS electronics. This phenomenon, which we name gate-controlled supercurrent (GCS) effect as in Ref. 20, is fully reversible, as it has been shown that superconducting devices exhibiting a GCS effect can be freely switched between the resistive and superconducting states, upon the application and removal of $V_{\rm G,offset}$, respectively. $^{4,9-13,15-17,19,20}$ Other physical features of the GCS effect confirmed by the majority of the studies done to date include that the effect is independent of the $V_{\rm G}$ polarity, $^{4-9,11,12,19,20}$ it decays over a length scale of the order of the S coherence length, 4,15 and it is weakly dependent on temperature (T) and applied magnetic field (H), 4,5,8,9,11,12,15,16,19,20,22 meaning that $V_{\rm G,offset}$ does not change significantly with T and H.

Although the experimental signatures of the GCS effect are well-established, the physical mechanism responsible for the effect is still under debate. Understanding the main mechanisms at play for the GCS effect remains a matter of priority to control the effect, which is, in turn, crucial for the development of future applications based on it.

Several mechanisms have been proposed to explain the origin of the GCS effect. In addition, it should be noted that, in some studies, and in particular in earlier ones, the authors do not specify exactly the mechanism at play in their experiment. Some research groups have argued that high-energy electrons emitted from the gate electrode into S can excite phonons and/or decay into quasiparticles in S, thus suppressing I_c (scenario 1). ^{15,17,18} Other studies suggest that the leakage current ($I_{\rm leak}$), which flows from the gate electrode into the S nanoconstriction upon the $V_{\rm G}$ application, can induce heating of the electronic system due to the phonons triggered in the substrate (scenario 2) ^{15,16,19,23} or drive the S into an out-of-equilibrium state with phase fluctuations but without sizable heating (scenario 3). ^{16,20,21} Last, several other groups ascribe the GCS effect to an effect induced by the E associated with the applied $V_{\rm G}$ (scenario 4). ^{4,14,22}

Independently of what the specific mechanism underlying the GCS effect is, we note that to date a GCS has been observed in superconducting devices based on a variety of Ss (e.g., Al, 4,9,19,23 Nb, 6,8,15 , V, 10,18 Ti, $^{4,6,7,11,15-17}$, W–C, 22 Ta, 20 and TiN¹⁵) and with different geometries, including nanowires, $^{4,14-17,19,20}$ Dayem bridges, $^{7-11,14}$ S/N/S Josephson junctions (with $V_{\rm G}$ applied to the N weak link, N being a normal metal), 5,21 superconducting interferometers, 6,13 and resonators. 18,23 For superconducting resonator devices, the resonance frequency f_0 other than $I_{\rm C}$ is the physical parameter the variation of which is tracked upon the application of $V_{\rm C}$ 18,23

Most of the devices, however, where the GCS effect has been reported have been fabricated using a bottom-up fabrication

route^{4,13,17,19–21,23} (i.e., by additive patterning). Here, we show that devices made following a top-down approach (i.e., by subtractive patterning) show a systematic absence of the GCS effect, independently of their geometry and of S used for their fabrication. Given the absence of the GCS effect, our gate-controlled superconducting devices made by subtractive patterning represent an ideal system to determine the parameters that are responsible for the absence of the GCS effect and to discuss them in light of the mechanisms proposed in the literature.

Performing a microstructural characterization of the devices made by subtractive patterning with no GCS and comparing them to devices made by additive patterning, which instead show a GCS, we identify some material parameters that are different between the two types of devices and represent, therefore, key factors for the GCS observation. Our analysis also suggests that some of the mechanisms proposed in the literature to explain the GCS effect cannot account for the different behavior of devices made by subtractive or additive patterning.

II. EXPERIMENTAL

A. Sample fabrication

We have made superconducting devices with gate electrodes by both subtractive and additive patterning, to which we refer as etched devices and lift-off devices, respectively, since their corresponding fabrication process involves an etching step or a lift-off step (see Sec. III). To minimize hidden parameters in the sample fabrication as the origin of the different behavior regarding the CGS effect, we have fabricated devices in different geometries (Dayem bridges and nanowires) and different materials in two different labs each. Nb Dayem bridge devices have been fabricated by two of our groups, at the University of Konstanz (UKON) and at the Centro Nazionale delle Ricerche (CNR), following protocols involving both subtractive and additive patterning. The gate-controlled Nb devices made by lift-off at CNR have been fabricated following the process described in Ref. 8. The detailed fabrication procedure and parameters for the devices made at UKON as well as for the etched devices at CNR are given in the supplementary material.

Gate-controlled NbTiN devices with a Dayem bridge geometry made by both lift-off and etching have been fabricated at the Budapest University of Technology and Economic (BME). In addition, NbTiN etched devices with a nanowire geometry have been realized at the Chalmers University of Technology (CUT). The detailed fabrication protocols for these devices are given in the supplementary material.

B. Transport measurements

The current–voltage characteristics (IVs) of the devices have been measured in the labs where the respective samples have been fabricated by sweeping a current and measuring the voltage drop. The etched and lift-off samples fabricated in the same lab have been studied in the same cryostat using the same wiring to avoid possible impacts of the measurement setups or routines. The IVs have always been recorded for both sweep directions. Within the intrinsic variation of switching current distributions typical for such devices, 20,21 the IVs are mirror symmetric upon reversal of the sweep direction as typical for hysteretic Josephson junctions. Therefore, for clarity,

APL Materials

in this work we always show IVs recorded for one sweep direction, namely, for increasing bias current.

III. RESULTS AND DISCUSSION

A. Fabrication routes of gate-controlled superconducting devices

To better understand the mechanisms underlying the GCS effect and the material/device parameters controlling it, we have fabricated a series of devices based on different Ss and fabrication processes. The fabrication recipes, given in detail in the supplementary material, are essentially of two different types. The first type of fabrication route is shown in Fig. 1(a). This is a top-down fabrication based on subtractive patterning, which starts with the deposition of a S thin film onto an insulating substrate. Once the S thin film is grown, a negative resist is spin-coated onto it, which is then patterned by EBL into the desired device geometry. After the development of the unexposed resist, the patterned resist is used as a mask during the following etching process, which transfers the device pattern into the S [Fig. 1(a)]. Last, the resist mask is removed leaving the desired device. Due to the etching step involved in the fabrication, we refer to gate-controlled devices fabricated with this top-down approach also as etched devices.

The second type of fabrication process shown in Fig. 1(b) is a bottom-up approach based on additive patterning, where the gatecontrolled device is patterned EBL into a positive resist, after this is spun onto an insulating substrate. After EBL patterning, the resist is developed, and then, the S material is deposited (usually by sputtering or evaporation). Last, the resist is removed with a solvent (lift-off step), which leaves the desired superconducting device. Due to this last lift-off step, we also refer to devices made with this bottom-up approach as lift-off devices.

We note that dry etching has already been used by a few other groups for the fabrication of gate-controlled superconducting devices. 14-16,18,24 Most of these devices, 15,16 however, have been

Across our research groups, we have fabricated a variety of gatecontrolled devices by dry etching. We have used Nb and NbTiN on various insulating substrates (300-nm-thick SiO2 on p-doped or intrinsic Si and Al₂O₃), as reported in the supplementary material and shown in Fig. 2 and in Figs. S1-S3. Unlike lift-off devices made of the same S material and with the same geometry, for which we observe a GCS effect, all these etched devices exhibit no GCS.

made onto a Si substrate without an insulating SiO₂ layer. The GCS

B. Gate-controlled superconducting current effect in etched and lift-off devices

Figure 2 shows an example of a lift-off nanowire and an etched gate-controlled nanowire made of the same S (i.e., NbTiN). To show the effect of V_G on I_c, for each device, we report a few representative current vs voltage characteristics (IVs) as a function of the applied V_G. Although both nanowires are superconducting with critical temperature $T_c \sim 12.5$ K [Fig. 2(c) and Fig. S1], we find that in the etched device [Fig. 2(a)], both I_c and I_r (I_r being the retrapping current) are completely unaffected by the applied V_G [Fig. 2(d)], which demonstrates that the etched device shows no GCS. We observe the absence of a GCS effect in these NbTiN etched devices not only when V_G is applied through a side gate [Fig. 2(b) and 2(d)] but also when V_G is applied to




FIG. 1. Illustration of fabrication steps (in progressive order as specified by corresponding numbers) for the realization of gate-controlled superconducting devices with subtractive patterning (a) and additive patterning (b).

13 October 2023 07:26:51




FIG. 2. Characterization of gate-controlled NbTiN devices made by dry etching and lift-off. Scanning electron microscope images of NbTiN nanowire devices made by dry etching (a) and by lift-off (b) on a SiO_2 (300 nm)/p-doped Si substrate. (c) Resistance vs temperature R(T) curve around the superconducting transition for the device shown in (a). Current vs voltage, IV, characteristics measured for increasing bias current I for the NbTiN device in (a) are shown in (d), and IV characteristics for the NbTiN device in (b) are shown in (e) for a few representative applied V_G values (indicated next to the corresponding IV curve). The data in (d) for the etched device do not show a progressive suppression of either the critical current (I_C) or retrapping current (I_C) with increasing V_G , while I_C is instead suppressed for the lift-off device in (e).

 ${
m SiO_2/p}$ -doped Si used as a back gate (Fig. S2). In addition, the power which is dissipated by the gate $P_{
m G}=V_{
m G}I_{
m leak}$ at the largest applied $V_{
m G}=120~{
m V}$ for these etched devices is comparable to the power $P_{
m N}=R_{
m N}~I_{
m r}^2$ that the device would dissipate when it switches to the normal state ($R_{
m N}$ being the normal-state resistance of the device). This consideration suggests that, despite phonon-induced heating associated with $I_{
m leak}$ can be significant in these devices, no GCS effect is observed. When gate-controlled devices based on the same S (NbTiN) are fabricated by lift-off, instead, we can observe a full GCS effect, as evidenced by the IV curves at different applied $V_{
m G}$ values in Fig. 2(e)—which we have measured for the device shown in Fig. 2(b).

C. Microstructural characterization of devices and analysis of mechanisms responsible for their different behavior

As reported in the supplementary material, we have fabricated and tested almost 30 etched devices based on the above-listed S materials and also having different geometries (i.e., both Dayem bridges and nanowires). In Fig. S3, we show the absence of the GCS in etched NbTiN nanowires with a different geometry than those reported in Fig. 2 and Fig. S1, while in Fig. S4, we show the absence of the GCS in etched Nb Dayem bridges.

All the etched devices that we have made and tested, except for one with very high $I_{\rm leak}$, do not show a GCS effect, even for $I_{\rm leak}$ up to several tens of nA and applied $V_{\rm G}$ up to or above 100 V (see the supplementary material). We outline that the GCS effect is absent in all these devices, even though they have been made with the identical geometry used for lift-off devices for which we instead observe a GCS effect. This observation suggests that geometry is most likely not a factor that plays a key role toward a GCS.

Keeping in mind the fabrication steps for etched and lift-off devices (illustrated in Fig. 1) and assuming that the mechanism responsible for the GCS is one of those proposed in the literature (scenarios 1 to 4 listed above), we argue that the following differences may be responsible for the different behavior of the two types of devices with respect to the GCS:

(A) If field emission of hot electrons is responsible for the I_c suppression (scenario 1), the redeposition of oxide species from the substrate onto the walls of the S constriction during the etching step can make the tunneling of hot electrons into the S less efficient for etched devices. The reasoning behind this argument is that a thicker oxide layer on the surface of the S nanoconstriction may stop electrons emitted from the gate more effectively than a thinner one and, thereby, reduce their impact onto the superconducting state.

(B) If phonon heating is responsible for the I_c suppression (scenario 2), then physical etching into the substrate should increase the propagation length of phonons that reach the device and, as a consequence, suppress the GCS in etched devices.

(C) If I_{leak} -induced phase fluctuations (scenario 3) or an E-driven effect (scenario 4) is the mechanism responsible for the suppression of I_c , then differences in the microstructure of the S material (e.g., grain size and presence of dislocations) or in the S surface can account for the absence of the GCS in etched devices. Structural parameters, such as grain size, shape, or roughness of S, can, in principle, be different for lift-off or etched devices. In addition, an E-effect or I_{leak} -induced phase fluctuations can be enhanced by surface states in S, which, in turn, can change depending on the S surface morphology. The etched process can also introduce changes in the S surface, 25,26 which can explain the different behavior of etched and lift-off devices.

To rule out or validate some of the above hypotheses, we have carried out scanning transmission electron microscopy (STEM) imaging and electron-energy loss spectroscopy (EELS) analysis of lamellae fabricated from etched devices of Nb showing no GCS effect and from lift-off devices of Nb showing a GCS effect. The results of our STEM and EELS analysis are shown in Figs. 3(a)–3(d) for an etched Nb device and in Figs. 3(e)–3(h) for a lift-off Nb device.

The EELS analysis shows that nanowires made by etching have Nb_2O_5 layers on their side edges, which are thinner than those of devices made by lift-off, where the contact between Nb and the EBL

resist before lift-off possibly results in the formation of a thicker $\mathrm{Nb_2O_5}$ layer. This observation suggests that the disruption of superconductivity due to high-energy electrons tunneling into S should be even more efficient in etched devices compared to lift-off devices, which rules out case A listed above and hence scenario 1 as general mechanism responsible for the GCS effect.

The lamellae fabricated on Nb etched devices show that we only etch a few nanometers deep into the SiO_2 substrate, meaning that the absence of a GCS in etched devices cannot be ascribed to an increase in the propagation distance for phonons compared to lift-off devices in our devices. This observation rules out case B above and, therefore, scenario 2 as main mechanism behind the GCS effect.

The STEM images and the STEM-EELS elemental maps in Figs. 3(d) and 3(h) display structural differences: lift-off devices have a rougher interface between Ti and the SiO_2 substrate compared to etched devices, possibly due to polymeric residues that are left in the trenches of the patterned resist after its development and before the deposition of the S material. This increase in surface roughness for nanowires made by lift-off can lead to an enhancement of E at the nanowire/substrate interface in lift-off devices, which is consistent with scenario C discussed above, meaning with enhanced I_{leak} -induced phase fluctuations or E-induced effects.

In addition, we observe that Nb nanowires made by lift-off show significant bending on the edges [Figs. 3(f) and 3(g)] possibly induced by the mechanical pulling force that the resist exerts on the wire during the lift-off process. As for the increase in interface roughness in lift-off devices compared to etched devices, the presence of bending in lift-off devices can also cause variations in microstrain and, in turn, an enhancement in the local E gradient.




FIG. 3. Microstructural characterization and compositional analysis of lift-off and etched nanowires. Scanning transmission electron images (STEM) at low magnification of a Nb nanowire with a side gate made by etching (a) and STEM images at higher magnification of the same nanowire (b) and gate (c) corresponding to the areas in the yellow boxes of (a). Electron energy loss spectroscopy (EELS) elemental maps corresponding to the area in yellow in (b) are displayed for Nb (red), Ti (light blue), and O (green) and in a composite image (d). STEM images and EELS maps corresponding to those in (a)–(d) but obtained for a Nb lift-off device are shown in (e)–(h) with STEM image at lower magnification in (e) and at higher magnification in (f) and (g) and EELS maps corresponding to the area in the yellow box in (f) shown for Nb, Ti, O, and all elements combined in (h).

This can be another reason why a GCS is usually observed in lift-off devices, but not in etched devices.

Surface changes induced by the fabrication process can also account for the different behavior of etched and lift-off devices with respect to the GCS effect. Spectroscopy measurements with surface-sensitive techniques, such as nano angle-resolved photoemission spectroscopy (nano-ARPES), under an applied $V_{\rm G}$ can be used in the future to study the evolution of surface states in etched and lift-off devices and confirm the relevance of surface states for the GCS effect.

Our results will certainly stimulate future studies, where structural parameters, such as disorder and surface roughness, are systematically varied, for example, by changing growth conditions of S or using S with smaller grain size, to determine their optimal values for the GCS and to achieve a reduction in $V_{\rm G}$ needed for a full $I_{\rm C}$ suppression. This systematic investigation can possibly lead to the determination of material parameters that are suitable also for the realization of the GCS in etched devices.

Achieving a reproducibility of the GCS effect in etched superconducting devices would pave the way for their integration in more complex superconducting logic circuits since etched devices are easier to scale up compared to lift-off devices.

IV. CONCLUSIONS

We have shown the systematic absence of the GCS effect in gate-controlled superconducting devices done by dry etching and used them as a platform to study the reasons behind the absence of the GCS effect. To this aim, we have performed a microstructural characterization of the same devices in comparison to lift-off devices based on the same geometry and S materials, for which we, instead, observe the GCS effect.

We find that lift-off devices show a rougher and more disordered interface between S and the substrate as well as bending toward the edges compared to etched devices. We conclude that a change in these material parameters (i.e., roughness, disorder, and microstrain due to bending) at the boundaries of the S constriction can affect surface states in S and change its response to an applied $V_{\rm G}$.

By comparing the behavior of etched and lift-off devices, we also show that some of the mechanisms proposed to date to explain the GCS (i.e., high-energy electron tunneling or heating due to $I_{\rm leak}$) cannot account for the absence of the GCS in etched devices and, therefore, are possibly not universal mechanisms underlying the GCS effect.

SUPPLEMENTARY MATERIAL

See the supplementary material for further details on sample fabrication, for statistics on the GCS observation in etched and lift-off devices, and for Supplementary Figures with additional experimental data on etched and lift-off devices.

ACKNOWLEDGMENTS

We acknowledge support from the European Union's Horizon 2020 Research and Innovation Program under Grant Agreement No. 964398 (SuperGate). T.E., M.B., P.M, and S.C. also acknowledge support from the Ministry for Culture and Innovation (including

the UNKP-23-3-I-BME-238 New National Excellence Program) and from the National Research, Development and Innovation Office within the Quantum Information National Laboratory of Hungary (Grant No. 2022-2.1.1-NL-2022-00004), from Grant No. TKP2021-NVA-02, from Grants VEKOP 2.3.3-15-2017-00015 and OTKA K138433, and, together with A.D.B., also from the EU COST Action CA 21144 SuperQumap. A.D.B. also acknowledges support from the Alexander von Humboldt Foundation through a Sofja Kovalevskaja grant. We also thank Prof. A. Chuvilin from CIC NanoGUNE in Spain for technical support with STEM-EELS characterization.

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to declare.

Author Contributions

L. Ruf: Data curation (equal); Investigation (equal); Writing original draft (supporting); Writing - review & editing (equal). T. Elalaily: Data curation (equal); Investigation (equal); Writing – original draft (supporting); Writing – review & editing (supporting). C. Puglia: Data curation (equal); Investigation (equal); Writing review & editing (supporting). Yu. P. Ivanov: Investigation (equal); Writing - review & editing (supporting). F. Joint: Investigation (equal). M. Berke: Investigation (equal). A. Iorio: Investigation (supporting). P. Makk: Investigation (supporting); Writing review & editing (supporting). G. De Simoni: Investigation (supporting); Writing – review & editing (supporting). S. Gasparinetti: Funding acquisition (equal); Resources (equal); Writing - review & editing (supporting). G. Divitini: Resources (supporting); Writing - review & editing (supporting). S. Csonka: Funding acquisition (equal); Resources (equal); Writing - review & editing (supporting). F. Giazotto: Funding acquisition (equal); Resources (equal); Writing - review & editing (supporting). E. Scheer: Funding acquisition (equal); Resources (equal); Supervision (equal); Writing - review & editing (equal). A. Di Bernardo: Conceptualization (lead); Data curation (equal); Funding acquisition (equal); Investigation (equal); Resources (equal); Supervision (equal); Writing – original draft (lead); Writing – review & editing (lead).

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

- ¹L. H. Thomas, Math. Proc. Cambridge Philos. Soc. 23, 542–548 (1927).
- ²E. Fermi, Z. Phys. **48**, 73–79 (1928).
- ³D. Pines, Elementary Excitations in Solids (Benjamin, New York, 1964).
- ⁴G. De Simoni, F. Paolucci, P. Solinas, E. Strambini, and F. Giazotto, Nat. Nanotechnol. **13**, 802–805 (2018).
- $^{\bf 5}$ G. De Simoni, F. Paolucci, C. Puglia, and F. Giazotto, ACS Nano 13, 7871–7876 (2019).
- ⁶F. Paolucci, F. Vischi, G. De Simoni, C. Guarcello, P. Solinas, and F. Giazotto, Nano Lett. **19**, 6263–6269 (2019).

- ⁷F. Paolucci, G. De Simoni, P. Solinas, E. Strambini, N. Ligato, P. Virtanen, A. Braggio, and F. Giazotto, Phys. Rev. Appl. 11, 024061 (2019).
- ⁸G. De Simoni, C. Puglia, and F. Giazotto, Appl. Phys. Lett. **116**, 242601 (2020).
- ⁹L. Bours, M. T. Mercaldo, M. Cuoco, E. Strambini, and F. Giazotto, Phys. Rev. Res. 2, 033353 (2020).
- ¹⁰C. Puglia, G. De Simoni, N. Ligato, and F. Giazotto, Appl. Phys. Lett. 116, 252601 (2020).
- ¹¹C. Puglia, G. De Simoni, and F. Giazotto, Phys. Rev. Appl. 13, 054026 (2020).
- ¹²M. Rocci, G. De Simoni, C. Puglia, D. D. Esposti, E. Strambini, V. Zannier, L. Sorba, and F. Giazotto, ACS Nano 14, 12621–12628 (2020).
- ¹³G. De Simoni, S. Battisti, N. Ligato, M. T. Mercaldo, M. Cuoco, and F. Giazotto, ACS Appl. Electron. Mater. 3, 3927–3935 (2021).
- ¹⁴ F. Paolucci, F. Crisa, G. De Simoni, L. Bours, C. Puglia, E. Strambini, S. Roddaro, and F. Giazotto, Nano Lett. 21, 10309–10314 (2021).
- ¹⁵M. F. Ritter, A. Fuhrer, D. Z. Haxell, S. Hart, P. Gumann, H. Riel, and F. Nichele, Nat. Commun. 12, 1266 (2021).
- ¹⁶M. F. Ritter, N. Crescini, D. Z. Haxell, M. Hinderling, H. Riel, C. Bruder, A. Fuhrer, and F. Nichele, Nat. Electron. 5, 71–77 (2022).

- ¹⁷L. D. Alegria, C. G. L. Bøttcher, A. K. Saydjari, A. T. Pierce, S. H. Lee, S. P. Harvey, U. Vool, and A. Yacoby, Nat. Nanotecnhol. 16, 404–408 (2021).
- ¹⁸I. Golokolenov, A. Guthrie, S. Kafanov, Y. A. Pashkin, and V. Tsepelin, Nat. Commun. 12, 2747 (2021).
- ¹⁹T. Elalaily, O. Kürtössy, Z. Scherübl, M. Berke, G. Fülöp, I. E. Lukács, T. Kanne, J. Nygård, K. Watanabe, T. Taniguchi, P. Makk, and S. Csonka, Nano Lett. 21, 9684–9690 (2021).
- ²⁰ T. Elalaily, M. Berke, M. Kedves, G. Fülöp, Z. Scherübl, T. Kanne, J. Nygård, P. Makk, and S. Csonka, ACS Nano 17, 5528 (2023).
- ²¹ J. Basset, O. Stanisavljevic, M. Kuzmanovic, J. Gabelli, C. H. L. Quay, J. Esteve, and M. Aprili, Phys. Rev. Res. 3, 043169 (2021).
- ²²P. Orús, V. M. Fomin, J. M. De Teresa, and R. Córdoba, Sci. Rep. 11, 17698 (2021).
- ²³G. Catto, W. Liu, S. Kundu, V. Lahtinen, V. Vesterinen, and M. Möttönen, Sci. Rep. 12, 6822 (2022).
- ²⁴M. Rocci, D. Suri, A. Kamra, G. Vilela, Y. Takamura, N. M. Nemes, J. L. Martinez, M. G. Hernandez, and J. S. Moodera, Nano Lett. 21, 216–221 (2021).
- ²⁵Q. Ma and R. Rosenberg, Appl. Surf. Sci. **206**, 209–217 (2003).
- ²⁶C. M. J. Pypen, H. Plenk Jr., M. F. Ebel, R. Svagera, and J. Wernisch, J. Mater. Sci. Mater. Med. 8, 781–784 (1997).