

Sub-mW Cryogenic InP HEMT LNA for Qubit Readout

Downloaded from: https://research.chalmers.se, 2024-03-20 09:33 UTC

Citation for the original published paper (version of record):

Zeng, Y., Stenarson, J., Sobis, P. et al (2023). Sub-mW Cryogenic InP HEMT LNA for Qubit Readout. IEEE Transactions on Microwave Theory and Techniques, In Press. http://dx.doi.org/10.1109/TMTT.2023.3312471

N.B. When citing this work, cite the original published paper.

© 2023 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, or reuse of any copyrighted component of this work in other works.

This document was downloaded from http://research.chalmers.se, where it is available in accordance with the IEEE PSPB Operations Manual, amended 19 Nov. 2010, Sec, 8.1.9. (http://www.ieee.org/documents/opsmanual.pdf).

Sub-mW Cryogenic InP HEMT LNA for Qubit Readout

Yin Zeng[©], Graduate Student Member, IEEE, Jörgen Stenarson[©], Member, IEEE, Peter Sobis, Niklas Wadefalk[©], and Jan Grahn[©], Senior Member, IEEE

Abstract—The cryogenic indium phosphide (InP) highelectron-mobility transistor (HEMT) low-noise amplifier (LNA) is used for the readout amplification of qubits at 4 K where cooling capabilities are limited implying that the dc power of the active circuits is an essential design constraint. In this article, the RF and noise performance of the InP HEMT under ultralow-power (ULP) operation at 4 K has been characterized. The small-signal and noise parameter model of the InP HEMT was extracted down to 1 μ W. The tradeoff between noise performance and dc power consumption was analyzed in terms of the drain current and drain voltage. A 4-6 GHz hybrid cryogenic HEMT LNA designed for qubit readout and optimized for lowest noise below 1 mW dc power consumption was fabricated. The measured performance of the LNA at 4 K attained 23.1 dB average gain and 2.0 K average noise temperature at 200 μ W dc power.

Index Terms—Cryogenic, indium phosphide high-electronmobility transistor (InP HEMT), low power, low-noise amplifier (LNA), qubit.

I. INTRODUCTION

Quantum computers are developed rapidly, integrating more and more qubits in the system. Superconducting quantum computing using 53 qubits already demonstrated higher performance than classical computing for a selected problem [1]. Many more qubits are needed to realize the demands on error correction in future quantum computing [2]. However, the massive scale-up in qubits implies a surge in dc power consumption for the readout electronics which challenges the maximum cooling capacity of the dilution refrigerator in the quantum system.

Manuscript received 26 June 2023; revised 28 August 2023; accepted 29 August 2023. This work was supported in part by the Sweden's Innovation Agency (Vinnova) through the Strategic Innovation Program Smartare Elektroniksystem and in part by the GHz-ChaseOn Bridge Centre at Chalmers University of Technology. (Corresponding author: Yin Zeng.)

Yin Zeng and Jan Grahn are with the Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Göteborg, Sweden (e-mail: yzeng@chalmers.se; jan.grahn@chalmers.se).

Jörgen Stenarson and Niklas Wadefalk are with Low Noise Factory AB, 41263 Göteborg, Sweden (e-mail: stenarson@lownoisefactory.com; wadefalk@lownoisefactory.com).

Peter Sobis is with the Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, 41296 Göteborg, Sweden, and also with Low Noise Factory AB, 41263 Göteborg, Sweden (e-mail: sobis@lownoisefactory.com).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TMTT.2023.3312471.

Digital Object Identifier 10.1109/TMTT.2023.3312471

One of the most power-hungry devices in qubit readout is the cryogenic indium phosphide (InP) high-electron-mobility transistor (HEMT) low-noise amplifier (LNA) at the 4 K cooling stage [3]. Today, a typical LNA for qubit readout consumes several milliwatts [3], [4]. The noise temperature is typically 1.5-2 K. Previous works for InP HEMTs and silicon-germanium (SiGe) hetero-junction bipolar transistors (HBTs) have shown the potential to reduce the dc power consumption for the cryogenic LNA to 1 mW or below [5], [6], [7], [8], [9]. However, for the InP HEMT cryogenic LNA, this comes with a penalty in gain and noise with a typical average noise temperature above 3 K [7], [8]. The quest is if cryogenic LNAs for qubit readout can be engineered for ultralow-power (ULP) consumption much less than 1 mW, and still achieve an average noise temperature of 2 K or below. Such a design would be highly desirable for the anticipated future up-scaling of qubit readout circuits involving many LNAs [4].

For RF circuit design under ULP, an accurate small-signal and noise model is crucial. In quantum applications, the operation of the LNA implies that the model must be based on experiment data measured at 4 K. Such transistor models are normally not available. Small-signal and noise modeling for SiGe HBT has been reported for ULP cryogenic LNA operation [5]. The LNA rapidly degraded in noise performance when the SiGe HBT reached a collector–emitter voltage below 0.125 V. Scalable small-signal and noise models down to 5 mW/mm at cryogenic temperature have been investigated in the InP HEMT community [10], [11]. The absence of a cryogenic small-signal and noise model at ULP for the InP HEMT motivates a study that allows us to fully utilize its RF and noise performance in sub-mW cryogenic LNA design [8], [12], [13], [14], [15].

In this article, we report a cryogenic model for the InP HEMT describing RF and noise performance down to 1 μ W dc power. A 4–6 GHz hybrid cryogenic HEMT LNA optimized for sub-mW qubit readout is presented. The measured LNA demonstrated 23.1 dB average gain and 2.0 K average noise temperature at 200 μ W dc power under 4 K ambient temperature.

II. DC CHARACTERIZATION OF INP HEMTS FOR CRYOGENIC LNA

The transistor used for the model extraction and circuit design was a 100 nm gate-length InP HEMT. The epitaxial




Fig. 1. DC characterization of $4 \times 50~\mu m$ gate width and 100~nm gate-length InP HEMT at 4 K used in circuit design. (a) Output current where $V_{\rm gs}$ is from -0.5 to 0.5~V in steps of 0.2~V. $V_{\rm ds}$ is from 0.05 to 0.8~V in steps of 0.15~V for (b) $g_{m,o}$, (c) $I_{\rm g}$, (d) $\sqrt{I_{\rm d}}/g_{m,o}$ versus drain current $I_{\rm d}$, and (e) SS where $I_{\rm d}$ versus $V_{\rm gs}$ plot in log scale.

layer structure from top to bottom was 20 nm InGaAs cap followed by 3 nm InP etch stop, 8 nm InAlAs barrier, silicon δ -doping (5 × 10¹² cm⁻²), 3 nm InAlAs spacer, 15 nm InGaAs channel with 65% indium content and 500 nm InAlAs buffer layer. From room-temperature Hall measurements, the electron mobility and sheet carrier concentration were determined to be 12 000 cm²/V·s and 3.6 × 10¹² cm⁻², respectively. For further details on the HEMT fabrication see [12].

The dc characterization was performed at a 4 K environment in a Lakeshore model CRX-4K cryogenic probe station for a $4 \times 50~\mu m$ gate width device under test (DUT). In Fig. 1(a), the drain current $I_{\rm d}$ versus drain–source voltage $V_{\rm ds}$ curve shows a peak drain current of 900 mA/mm at $V_{\rm ds}=0.5~{\rm V}$ with an ON-resistance ($R_{\rm ON}$) of 0.33 $\Omega \cdot {\rm mm}$. The extrinsic transconductance $g_{m,o}$ of the InP HEMT is shown in Fig. 1(b). The threshold voltage $V_{\rm th}$ for the device is $-0.25~{\rm V}$ and the maximum $g_{m,o}$ reaches 1.8 S/mm at $V_{\rm ds}=0.7~{\rm V}$. The gate current $I_{\rm g}$ shown in Fig. 1(c) is in the order of 0.1 μ A/mm for $V_{\rm ds}$ up to 0.7 V indicating a satisfactory level of gate leakage. This is essential for the final HEMT LNA noise performance at the frequency band used in qubit readout [12], [14].

The minimum noise temperature $T_{\rm min}$ for the HEMT is well-known to appear at the bias for minimum $\sqrt{I_{\rm d}}/g_{m,o}$ [14]. A smaller value of the ratio of $I_{\rm d}$ and $g_{m,o}$ means that the transistor provides higher transconductance at a lower drain current. Thus, a lower $\sqrt{I_{\rm d}}/g_{m,o}$ value leads potentially to improved noise at low dc power as discussed in [8]. In Fig. 1(d), a minimum $\sqrt{I_{\rm d}}/g_m$ value of 0.22 (V·mm/S)^{1/2} is observed at $I_{\rm d}=16$ mA/mm for the DUT at 4 K. Moreover, the lower the subthreshold swing (SS), the higher $g_{m,o}/I_{\rm d}$ for the HEMT. Hence the SS is also indicative of the potential low-noise performance at low dc power [16]. In Fig. 1(e), we observe a very small SS of only 18 mV/dec at 4 K. The data




Fig. 2. Equivalent small-signal noise model of the InP HEMT.

in Fig. 1(d) and (e) suggests a potential of the InP HEMT technology used here for the design of a cryogenic LNA at low dc power.

III. CRYOGENIC INP HEMT SMALL-SIGNAL NOISE MODEL UNDER ULP

To enable the targeted LNA design at ULP, an adequate small-signal noise model for the InP HEMT is needed. In this study, Pospieszalski's noise model [17] was employed for the InP HEMT described in Section II. The model topology is shown in Fig. 2 [18]. The RF and noise performance at 4 K was modeled for a device size $4 \times 50~\mu m$. Different levels of $V_{\rm ds}$ and $I_{\rm d}$ were tested to measure the InP HEMT at various dc power ranging from 600 to 1 μW . By adjustment of the gate—source voltage $V_{\rm gs}$, $V_{\rm ds}$ was swept from 0.3 to 0.01 V while keeping the $I_{\rm d}$ at a fixed value in the range 0.1–2 mA. Since the magnitude of the $I_{\rm g}$ was only a few tens of nanoampere, the contribution of the gate current to the total dc power consumption was considered negligible.

According to the Pospieszalski's noise model [17], T_{\min} is expressed by

$$T_{\min} \approx 2 \frac{f}{f_T} \sqrt{R_t T_{\rm g} g_{\rm ds} T_{\rm d}}$$
 (1)

where R_t is the sum of the gate resistance R_g , the intrinsic gate—source resistance R_i and the source resistance R_s . The T_d and T_g are the equivalent drain and gate temperatures, respectively. T_d is bias-dependent whereas T_g usually is considered equal or close to the ambient temperature. The g_{ds} is the intrinsic output conductance of the applied drain voltage. The intrinsic cut-off frequency f_T can be described by [19]

$$f_T = \frac{g_m}{2\pi \left(C_{\rm gs} + C_{\rm gd} \right) \cdot \left(1 + \frac{R_{\rm s} + R_{\rm d}}{R_{\rm ds}} \right) + g_m C_{\rm gd} (R_{\rm s} + R_{\rm d})}$$
(2)

where $C_{\rm gs}$ and $C_{\rm gd}$ are the intrinsic gate—source and gate—drain capacitance, respectively, $R_{\rm d}$ is the drain resistance, and $R_{\rm ds}$ is the inverse of $g_{\rm ds}$. g_m is the intrinsic transconductance. f_T is proportional to g_m and inversely proportional to the sum of the intrinsic capacitances. Similar to the small-signal noise model parameters, $T_{\rm min}$ is dependent upon bias.

The behavior of the small-signal noise model parameters at low $V_{\rm ds}$ can be understood from the 2-D electron gas (2DEG) in the HEMT channel [20]. When sweeping $V_{\rm ds}$ from saturation to the triode region (0.3–0.01 V) under a fix $I_{\rm d}$, g_m is initially expected to remain unchanged as the increased $V_{\rm gs}$ offsets the diminishing influence of reduced $V_{\rm ds}$. However, at low $V_{\rm ds}$, there will be an insufficient number of channel carriers for $V_{\rm gs}$ modulation, resulting in a decrease in g_m .

When $V_{\rm ds}$ is low, $C_{\rm gd}$ is expected to increase due to the reduction of the depletion region of the 2DEG at the drain side. The behavior of C_{gs} is sensitive to variations in both $V_{\rm gs}$ and $V_{\rm ds}$. When lowering $V_{\rm ds}$ in saturation, the increased V_{gs} required to sustain I_d acts to enhance carrier concentration in the channel, leading to a slight increase in C_{gs} . However, as $V_{\rm ds}$ decreases further, the carrier distribution in the 2DEG is anticipated to become more uniform, resulting in decreased carrier density at the source side and a consequent decrease in C_{gs} . The opposing influences of increased V_{gs} and decreased V_{ds} at constant I_{d} for C_{gs} are expected to overlap. Under high current bias (and high V_{gs}), channel carrier concentration reaches saturation and the impact from low $V_{\rm ds}$ is expected to dominate, leading to a decrease in C_{gs} . In contrast, at a low drain current where V_{gs} is low and the channel is not fully open, it is anticipated that the increase in V_{gs} at lower $V_{\rm ds}$ will overcome the decrease in $V_{\rm ds}$, resulting in an increase in C_{gs} .

At low $V_{\rm ds}$ in the triode region, the HEMT channel behaves like a voltage-controlled resistor. Small fluctuations in $V_{\rm ds}$ will induce significant current variations, resulting in an increase in $g_{\rm ds}$.

The noise model parameter $T_{\rm d}$ assigned to $g_{\rm ds}$ is known to be linearly dependent on the drain current and reflects the fluctuations in the electron flow of the channel [15], [21]. As the $V_{\rm ds}$ decreases, there will be a corresponding decrease in $T_{\rm d}$ since the carriers in the channel become less hot.

Based on the interpretation of the small-signal model parameters at varying bias, it is expected that f_T will decrease as

 $V_{\rm ds}$ is reduced, as indicated by (2). A decrease in f_T will negatively impact $T_{\rm min}$ whereas a lower $T_{\rm d}$ will mean the opposite; see (1). In Section III-A and III-B, the small-signal noise model parameters will be experimentally quantified and confirmed for the InP HEMT under ULP.

A. Small-Signal Model Under ULP

Small-signal model parameters at low dc power bias for the DUT at 4 K were determined by direct extraction methods [18]. S parameters were measured on-wafer at 4 K in the cryogenic probe station used for dc characterization (Section II) equipped with a Rohde Schwarz ZVA67 vector network analyzer up to 67 GHz. An on-wafer through-reflectmatch calibration was used to de-embed the influence from the probes, cables, and bias tees.

In Fig. 3, measured and simulated S parameters for the $4 \times 50 \mu m$ InP HEMT at 4 K are presented up to 40 GHz for 600, 40, and 1 μ W dc bias power. The simulated data are based on the extracted small-signal model parameters listed in Table I. The agreement between measured and simulated S parameters is excellent for all dc power levels. This validates the effectiveness of the extracted small-signal model for dc bias power below 1 mW. It is worth noticing that the lateral isolation S_{12} degrades with lower bias power as shown in Fig. 3(e). The degraded isolation suggests a higher g_{ds} at lower bias power, when entering the triode region of the HEMT [20].

Fig. 4 presents extracted g_m , $C_{\rm gs}$, $C_{\rm gd}$, and $g_{\rm ds}$ versus $V_{\rm ds}$ for different $I_{\rm d}$ at 6 GHz. The device was the 4 × 50 μ m gatewidth and 100 nm gate-length InP HEMT at 4 K ambient temperature. In Fig. 4(a), it is seen that the g_m is strongly dependent on $I_{\rm d}$. The g_m shows a roll-off around 0.05 V. This roll-off starts earlier and is stronger for higher drain current levels. This is due to the higher $V_{\rm gs}$ leading to higher $V_{\rm ds}$ for the HEMT to enter the triode region. The mean g_m value in Fig. 4(a) before roll-off are 50, 75, 160, 330, and 530 mS/mm for $I_{\rm d}$ of 0.1, 0.15, 0.4, 1, and 2 mA, respectively. g_m exhibits an approximate linear dependence on $I_{\rm d}$.

The $C_{\rm gs}$ and $C_{\rm gd}$ are shown in Fig. 4(b) and (c). The $C_{\rm gs}$ behavior is similar to the g_m for $I_{\rm d}$ of 1 mA or higher, sustaining a stable value. For $I_{\rm d}$ of 0.4 mA or lower, the $C_{\rm gs}$ exhibits a slight increase with reduced $V_{\rm ds}$. On the other hand, the $C_{\rm gd}$ is independent of $I_{\rm d}$ for $V_{\rm ds}$ above 0.1 V. Below this bias, $C_{\rm gd}$ increases two to six times (depending on $I_{\rm d}$) faster compared to $V_{\rm ds} > 0.1$ V. The extracted $g_{\rm ds}$ exhibits higher values for higher $I_{\rm d}$, see Fig. 4(d). Depending on $I_{\rm d}$, $g_{\rm ds}$ increases rapidly when $V_{\rm ds}$ is lower than 0.03–0.07 V.

The extracted small-signal model parameters all show a clear trend when biased for ULP operation. All parameters respond relatively weakly to a decrease in $V_{\rm ds}$ until reaching a value around 0.05 V for the DUT. This suggests that the cryogenic InP HEMT can maintain its microwave performance even at bias power below 1 mW. Slightly below $V_{\rm ds} = 0.05$ V, g_m decreases rapidly accompanied by an increase in $g_{\rm ds}$ and the total intrinsic capacitance. According to (1) and (2), a fast degradation is then anticipated in f_T and $T_{\rm min}$. The consequences of noise modeling under ULP will be analyzed in Section III-B.




Fig. 3. Comparison of measured (circles) and simulated (lines) S parameters from 0.01 to 40 GHz of a 4 \times 50 μ m gate width and 100 nm gate-length InP HEMT at 4 K for different ULP levels. S_{11} (red solid line) and S_{22} (blue dashed line) plotted in Smith chart with bias power at (a) 1 μ W ($V_{ds} = 0.01$ V, $I_d = 0.1$ mA), (b) 40 μ W ($V_{ds} = 0.04$ V, $I_d = 1$ mA), and (c) 600 μ W ($V_{ds} = 0.3$ V, $I_d = 2$ mA). (d) S_{21} and (e) S_{12} for 600, 40, and 1 μ W.

TABLE I EXTRACTED SMALL-SIGNAL MODEL PARAMETERS OF THE 4 \times 50 μ m INP HEMT at 1, 40, and 600 μ W Bias Power at 4 K. Units Are V, mA, mS, Ω , fF, pH, and K

		$1 \mu W$	$40 \ \mu W$	$600 \ \mu W$
Bias	V_{ds}	0.01	0.04	0.3
	I_d	0.1	1	2
	V_{gs}	-0.15	-0.13	-0.14
	I_g	-4.1×10^{-5}	-3.8×10^{-5}	-6.1×10^{-5}
	C_{gs}	97	107	116
Intrinsic	C_{qd}	87	75	51
	$\stackrel{C_{gd}}{C_{ds}}$	46	47	47
	g_m	8.4	62.7	115.2
	R_i	0.2	0.1	1.3
	R_i	2.7	4.0	4.5
	g_{ds}	9.1	15.7	11.2
	C_{pg}, C_{pd}	23.4	23.4	23.4
Extrinsic	L_g	61	61	61
	L_s	3	3	3
	L_d	57	57	57
	R_g	0.2	0.2	0.2
	R_d	0.8	0.8	0.8
	R_s	0.7	0.7	0.7

B. Noise Model Under ULP

The ULP bias analysis is carried out with respect to the fitting parameter $T_{\rm d}$, noise parameters, and associated gain. We start with a description of the experiment procedure for measuring and extracting $T_{\rm d}$ of the transistor under a certain dc bias.

On-wafer noise measurements of InP HEMTs at cryogenic temperature suffer from poor accuracy [13], [18]. Therefore, an indirect method using extraction of noise parameters from an LNA measurement at 4 K was applied here. $4 \times 50~\mu m$ gate-width and 100 nm gate-length InP HEMTs were mounted in a three-stage hybrid 4–8 GHz LNA [22]. A dual-bias dc circuit was implemented in the LNA to provide individual $V_{\rm gs}$ and $V_{\rm ds}$ biases for the first stage, and the second and third stages, respectively, as shown in Fig. 5. The noise temperature and gain of the LNA were characterized at 4 K using an Agilent N8975B noise figure analyzer (NFA) with a cold attenuator setup [23].

The noise parameters in the Pospieszalski model are based on the fitting parameters $T_{\rm d}$ and $T_{\rm g}$ defined in the small-signal model; see Fig. 2 [18]. Equivalent circuit models of the LNA with extracted bias-dependent parameters for the InP HEMTs were implemented in the AWR Microwave Office to determine $T_{\rm d}$. This value was fit to match the simulated noise with the measured data for the LNA. To account for potential self-heating in the device [7], [14], [21], [24], the $T_{\rm g}$ was set to 10 K. The noise contribution from $I_{\rm g}$ was modeled as a shot noise source, see Fig. 2, with noise current $(2 \cdot q \cdot I_{\rm g})^{1/2}$. The $I_{\rm g}$ values were recorded during the S parameter measurements for each bias point.

The dual-biased LNA was utilized for device noise characterization at ULP. The first stage InP HEMT was biased at the same conditions as used in the S parameter measurement.




Fig. 4. Extracted (a) intrinsic g_m , (b) C_{gs} , (c) C_{gd} , and (d) g_{ds} as a function of V_{ds} at 6 GHz of a 4 \times 50 μ m gate width and 100 nm gate-length InP HEMT at 4 K with I_d bias from 2 mA down to 0.1 mA.




Fig. 5. Schematic of the 4–8 GHz LNA for $T_{\rm d}$ extraction with dual-bias dc system. The $V_{\rm ds}$ on the second and third-stage HEMTs is 0.475 V after the series resistance voltage drop in the bias line.

The second and third InP HEMTs were biased at $V_{\rm ds}=0.475~{\rm V}$ and $I_{\rm d}=5~{\rm mA}$, which was the bias point for low noise and high gain with known small-signal model parameters and $T_{\rm d}$ values. The $T_{\rm d}$ for the first stage InP HEMT was extracted by de-embedding the subsequent two stages under fixed bias. As a result, all bias-dependent noise parameters could be acquired by applying the Pospieszalski model [17] for the extracted small-signal model parameters and recorded $I_{\rm g}$ values. The $T_{\rm d}$ was extracted for the first stage HEMT from 1 to 600 $\mu{\rm W}$ dc power. Fig. 6 shows the

measured and simulated noise and gain of the reference LNA from 4 to 8 GHz when the first stage HEMT was biased at 1, 40, and 600 μ W, respectively. Even when the first stage is biased at 1 μ W, the second and third HEMT stages enable the LNA to reach more than 20 dB gain hence providing a signal-to-noise ratio needed for the NFA to work properly; see Fig. 6(b). However, as power drops, the first stage gain drops and the mismatch increases which leads to a degradation in $T_{\rm d}$ extraction accuracy. This error has not been studied in detail for dc power below 16 μ W ($V_{\rm ds} = 0.04$ V, $I_{\rm d} = 0.4$ mA) used for second and third stage HEMTs in the 100 μ W LNA design described in Section V.

In Fig. 7, the extracted noise-related parameters versus $V_{\rm ds}$ for different $I_{\rm d}$ of the InP HEMT at 6 GHz at 4 K are presented. The $T_{\rm d}$ is shown in Fig. 7(a). $T_{\rm d}$ is reduced with lower $I_{\rm d}$ and $V_{\rm ds}$. The lower $I_{\rm d}$ due to lower $V_{\rm gs}$ leads to fewer carriers in the channel which results in a decreased $T_{\rm d}$. As mentioned in Section III, the 2DEG electrons are less hot and predominantly move with velocities in response to the local electric field intensity, explaining the decrease of $T_{\rm d}$ and its less dependence on the drain current.

 $T_{\rm min}$ is shown in Fig. 7(b). $T_{\rm min}$ was simulated in AWR Microwave Office using the extracted $T_{\rm d}$ and small-signal model parameters. The $T_{\rm min}$ improves with higher $I_{\rm d}$ and saturates beyond 1 mA. Before reaching $V_{\rm ds}=0.05$ V where noise rapidly degrades, $T_{\rm min}$ remains constant and even slightly decreases with reduced $V_{\rm ds}$. The latter is due to the decrease




Fig. 6. Comparison of measured (symbols) and modeled (solid lines) (a) noise and (b) gain of the 4–8 GHz reference LNA used for $T_{\rm d}$ extraction at 4 K for the first stage HEMT biased at 1 μ W ($V_{\rm ds1}=0.01$ V, $I_{\rm d1}=0.1$ mA), 40 μ W ($V_{\rm ds1}=0.04$ V, $I_{\rm d1}=1$ mA), and 600 μ W ($V_{\rm ds1}=0.3$ V, $I_{\rm d1}=2$ mA). The second and third HEMT stages were biased with $V_{\rm ds2,3}=0.7$ V, $I_{\rm d2,3}=10$ mA (see Fig. 5).

in $T_{\rm d}$ which dominates over the degradation in small-signal model parameters. Similar behavior of $T_{\rm min}$ versus collector-emitter voltage $V_{\rm CE}$ at a fixed forward collector-current density has been observed for SiGe HBTs at cryogenic operation, with $V_{\rm CE}$ between 0.1 and 0.2 V [5]. In Fig. 7(b), it is also noted that $T_{\rm min}$ for $I_{\rm d}$ at 1 mA or above degrades faster below 0.05 V than $T_{\rm min}$ with $I_{\rm d}$ below 1 mA. According to (1) and (2), the increase in $T_{\rm min}$ below $V_{\rm ds}=0.05$ V is mostly related to the small-signal model parameters since $T_{\rm d}$ is a monotonically decreasing function for $I_{\rm d}$ below 2.0 mA. The behavior of the small-signal parameters in Fig. 4 serves as a good indicator for the $T_{\rm min}$ performance at ULP.

Fig. 8 is a contour plot of $T_{\rm min}$ based on Fig. 7(b), from which the bias point for the lowest $T_{\rm min}$ with the lowest dc bias power can be found for the InP HEMT at 4 K. In a single-stage analysis of the HEMT LNA design, the overall noise performance must consider noise parameters in terms of impedance matching

$$T_{\rm e} = T_{\rm min} + T_0 \frac{R_{\rm n}}{\Re\{Z_{\rm opt}\}} |Z_{\rm s} - Z_{\rm opt}|^2$$
 (3)

where $T_{\rm e}$ is the LNA equivalent noise temperature, $T_{\rm 0}$ is the reference temperature (290 K), $R_{\rm n}$ is the noise resistance, $Z_{\rm s}$ is the source impedance, and $Z_{\rm opt}$ is the optimum impedance

for the noise matching. To obtain a low $T_{\rm e}$ across the full bandwidth of the cryogenic LNA, the influence of $R_{\rm n}$ and $Z_{\rm opt}$ is significant.

The N parameter is introduced as the invariant to account for the combined effect of R_n and $\Re\{Z_{opt}\}$ and is defined as [25]

$$N = \frac{R_{\rm n}}{\Re\{Z_{\rm opt}\}}.$$
 (4)

See plot in Fig. 7(c). At low frequency, N is proportional to $T_{\rm min}$ [17]. Hence Fig. 7(c) shows a similar trend as Fig. 7(b). Below $V_{\rm ds} = 0.05$ V, N rapidly surges for all $I_{\rm d}$, leading to an InP HEMT more sensitive to the noise mismatch. The $4NT_0/T_{\rm min}$ was checked for all bias points in Fig. 7 and the values were between 1.8 and 1.9 irrespective of bias [26]. This suggests that the low-frequency approximation of (1) holds for all extracted noise models [17]. The close to two values of $4NT_0/T_{\rm min}$ implies that the gate noise source and drain noise source of the HEMT have similar contributions to total noise at the $Z_{\rm opt}$ input impedance [27].

In a multistage HEMT LNA, the associated gain $G_{\rm assoc}$ for each stage has to be considered [28]. The $G_{\rm assoc}$ at 6 GHz deteriorates for lower $I_{\rm d}$ as shown in Fig. 7(d). Similar to the other noise parameters, $G_{\rm assoc}$ declines smoothly with reduced $V_{\rm ds}$ and rolls off rapidly when reaching $V_{\rm ds}=0.05$ V. The fast decrease of $G_{\rm assoc}$ is caused by the decrease of g_m and increase of $g_{\rm ds}$, shown in Fig. 4 (a) and (d) [17]. Note that at a dc power of only 40 μ W ($V_{\rm ds}=0.04$ V; $I_{\rm d}=1$ mA), the InP HEMT still sustains $G_{\rm assoc}=10$ dB at 6 GHz. To take the influence of $G_{\rm assoc}$ into account for the cascade noise analysis, a modified noise measure is introduced [29]

$$M_{\rm opt} = \frac{T_{\rm min}}{T_0} \frac{1}{1 - \frac{1}{G}}.$$
 (5)

The total noise temperature T_{total} of infinite cascade stages is

$$T_{\text{total}} = T_0 \cdot M_{\text{opt}}. \tag{6}$$

 $T_{\rm total}$ is plotted in the insert of Fig. 7(d), revealing a pattern similar to $T_{\rm min}$ with a slight shift in $V_{\rm ds}$ toward 0.07 V where noise starts to degrade. This is due to the rapid decrease of $G_{\rm assoc}$ with $V_{\rm ds}$ as compared to $T_{\rm min}$.

The projected $Z_{\rm opt}$ in the Smith chart in Fig. 9 shows that the lower the bias power, the further away $Z_{\rm opt}$ is from the origin of the Smith chart, highlighting the difficulty in impedance matching between noise and bandwidth at ULP.

In summary, the noise parameters and $G_{\rm assoc}$ depend significantly on the $I_{\rm d}$ under ULP bias. The influence of the $V_{\rm ds}$ on the noise parameters for the DUT in this study is relatively insignificant above $V_{\rm ds}=0.05$ V. Below this voltage, noise performance and $G_{\rm assoc}$ degrade rapidly. This puts a minimum $V_{\rm ds}$ for low power optimization in the cryogenic HEMT LNA design.

IV. CRYOGENIC HEMT LNA DESIGN FOR QUBIT READOUT

In this study, the design of the sub-mW cryogenic InP HEMT LNA was specifically optimized for qubit readout in




Fig. 7. Extracted (a) $T_{\rm d}$, (b) $T_{\rm min}$, (c) N, and (d) $G_{\rm assoc}$ as a function of Vds at 6 GHz for a 4 \times 50 μ m gate width and 100 nm gate-length InP HEMTs at 4 K with $I_{\rm d}$ biased from 2 mA down to 0.1 mA. The insert in (d) is $T_{\rm total}$ versus $V_{\rm ds}$.




Fig. 8. Contour plot of extracted $T_{\rm min}$ versus bias at 6 GHz for a 4 \times 50 μ m gate width and 100 nm gate-length InP HEMTs at 4 K. The dots denote the extracted bias points.

a quantum computer. To find out realistic design goals for best noise performance, the application requirements were taken into consideration which led to a design tradeoff based on the cryogenic InP HEMT small-signal noise model under ULP.




Fig. 9. Extracted $Z_{\rm opt}$ at 4 K of a 4 × 50 $\mu{\rm m}$ gate width and 100 nm gate-length InP HEMT with bias power of 2.4 mW ($V_{\rm ds}=0.475~{\rm V}$, $I_{\rm d}=5~{\rm mA}$), 600 $\mu{\rm W}$ ($V_{\rm ds}=0.3~{\rm V}$, $I_{\rm d}=2~{\rm mA}$), and 1 $\mu{\rm W}$ ($V_{\rm ds}=0.01~{\rm V}$, $I_{\rm d}=0.1~{\rm mA}$) at 4 K in the Smith chart. The data are plotted up to 40 GHz.

A. Design Analysis for Qubit Readout

In a typical superconducting qubit readout system, the HEMT LNA is often employed as the second stage amplifier at the 4 K stage with 1 to 1.5 W maximum cooling capability in the refrigerator [3]. The HEMT LNA follows the first stage parametric amplifier at the milli Kelvin stage including several isolators to prevent noise emitted from the HEMT LNA's input to reach the parametric amplifier [30].

In the majority of qubit readout systems, the HEMT LNA is optimized for the lowest noise, typically T_e is between 1.5 and 2 K [31]. The HEMT LNA bandwidth is 4-8 GHz and the dc power consumption is in the order of several milliwatts [4]. In addition, amplifier linearity can be critical in large-scale quantum systems, since each LNA is responsible for simultaneous qubit readout. The linewidth and frequency distancing between each resonator readout envelope can be designed below 11 and 160 MHz, respectively [3]. Ideally, the available frequency band should be fully utilized for qubit readout signal distancing with minimum feasible frequency separation. If we only consider the limitation of HEMT LNA performance, assuming each qubit occupies 2 MHz bandwidth, the upper limit workload for a 4-8 GHz cryogenic LNA is 2000 qubits. The full utilization of a 4 GHz bandwidth LNA for qubit readout increases the requirement for input linearity with +33 dB compared with an LNA used for a single qubit readout. Assuming the previous stage parametric amplifier reaches output 1 dB compression point P1dB around -90 dBm [32], input P1dB for the HEMT LNA should be at least higher than -57 dBm for the ideal case.

The qubit resonator readout frequency ω_r is dependent on the qubit frequency ω_q and frequency detuning Δ from the qubit to the resonator as

$$\omega_{\rm r} = \omega_{\rm q} \pm \Delta \tag{7}$$

where $\omega_r/2\pi$ and $\Delta/2\pi$ are in the range of 4–8 GHz [4] and 0.5–1.5 GHz [33], respectively. The frequency range of ω_r is a flexible design parameter eventually determined in the fabrication implying that the HEMT LNA bandwidth of 4–8 GHz is negotiable. This amplifier property can therefore be traded off for lower dc power consumption as long as the feasible number of qubit readouts is increased under limited cooling capability.

The analysis of the extracted small-signal noise model of the InP HEMT in Section III highlights the tradeoff parameters between dc power and bandwidth under ULP. When the bias is reduced, the degradation of $Z_{\rm opt}$ and $G_{\rm assoc}$ is more significant compared to $T_{\rm min}$ and N, leading to a reduction in bandwidth for a given gain and noise. The design priorities for the ULP LNA design here can then be summarized as: 1) reduce the power consumption of the cryogenic LNA much less than 1 mW [4]; 2) maintain sufficient noise performance (≤ 2 K) for the qubit readout operation; and 3) have good enough linearity (≥ -60 dBm) for the LNA in order to support large-scale qubit readout capability.

B. Design and Implementation of LNA for Qubit Readout

The LNA realized in this work was a three-stage cascade in common source topology based on 4 \times 50 μ m gatewidth 100 nm gate-length InP HEMTs [34]. The designed bandwidth was 4–6 GHz to enable a good tradeoff between the noise temperature and dc power consumption. The targeted total dc power consumption for the HEMT LNA was either 100 or 200 μ W with more than 20 dB gain and a noise temperature as low as possible at 4 K ambient temperature. A simplified schematic of the HEMT LNA is shown in Fig. 10.




Fig. 10. Circuit schematic of the designed 4–6 GHz cryogenic HEMT LNA. The red frame represents the suspended transmission line [34].





Fig. 11. Simulated $\Gamma_{\rm opt}$ and conjugate S_{11} at 4 K of a 4 \times 50 μ m gate-length and 100 nm gate-width InP HEMT biased at $V_{\rm ds}=0.05$ V and $I_{\rm d}=1$ mA up to 40 GHz. The dashed lines represent $\Gamma_{\rm opt}$ and S_{11} for the HEMT with two 1.6 mm long bond wires connected at the source using the inductance degeneration technique. The S_{22} of the input matching circuit was plotted at the purple solid line. The targeted frequency band from 4 to 6 GHz is marked in bold line.

The LNA was integrated with the dual-bias dc system described in Section III.

According to the cascade noise equation, the first stage HEMT is expected to contribute to most of the noise. Therefore, the first stage HEMT was matched for the lowest noise performance and sufficient gain to mitigate the noise contribution from the following stages. Considering the rapid degradation of $G_{\rm assoc}$ [Fig. 7(d)] and $Z_{\rm opt}$ (Fig. 9) at reduced dc power, it was reasonable to bias the first stage with a higher dc power to sustain $G_{\rm assoc}$ above 10 dB for a wider frequency band response. In addition, bond wires were implemented to act as an inductive source degeneration. Not only did the bond wires greatly improve the impedance matching by adjusting the conjugate S_{11} closer to the middle of the Smith chart but also slightly altering $\Gamma_{\rm opt}$ as shown in Fig. 11. This alleviated the simultaneous match of the noise and gain for






Fig. 12. Photographs of the fabricated hybrid 4–6 GHz cryogenic HEMT LNA. (a) Open chassis showing the chamber for the suspended transmission line in the input matching network. (b) Gold-plated open module with mounted RF and dc PCBs. The size of the full module is $34.9 \times 42.5 \times 3$ mm [34].

the InP HEMT, however, with a penalty on the available gain. This design tradeoff was made with the help of numerical optimization in the simulation.

The S_{22} of the input matching network (purple solid line in Fig. 11) was implemented by a high impedance suspended transmission line. This was realized by a 2-mm deep air chamber beneath the substrate in the circuit package visible in the photograph of the amplifier chassis in Fig. 12(a). The suspended transmission line provided 277 Ω impedance at 5.5 GHz.

The fabricated RF circuit PCBs and dc bias PCBs were packaged in a gold-plated aluminum chassis with SMA coaxial RF connectors and connected with bond wires. The photograph in Fig. 12(b) shows the open module of the fabricated three-stage hybrid HEMT LNA intended for cryogenic ULP operation.

V. CRYOGENIC LNA MEASUREMENT AND RESULTS

The measurement of the noise and gain of the LNA module was conducted by an Agilent N8975B NFA using the Y-factor method with an in-house 20 dB cold attenuator at 4 K [35]. A 4–8 GHz LNA connected at the output helped to sustain a high signal-to-noise ratio for sufficient measurement accuracy. We estimated a noise measurement uncertainty of ± 0.3 K and a measurement repeatability of ± 0.1 K.

Fig. 13 shows the simulated and measured gain and noise of the fabricated cryogenic LNA at 4 K biased at 100 and 200 μ W total dc power. The measured results of the cryogenic




Fig. 13. Simulated and measured gain and noise under cryogenic environment (4 K) for the designed InP HEMT LNA at (a) 100 μ W bias ($V_{\rm d1}=0.06$ V and $I_{\rm d1}=1$ mA, and $V_{\rm d2,3}=0.05$ V and $I_{\rm d2,3}=0.8$ mA) and (b) 200 μ W bias ($V_{\rm d1}=0.08$ V and $I_{\rm d1}=1.5$ mA, and $V_{\rm d2,3}=0.08$ V and $I_{\rm d2,3}=1$ mA). The red solid line is measured gain performance and the red dashed line is simulated gain performance. The blue solid line is the measured noise temperature and the blue dashed line is the simulated noise temperature.

LNA agree well with the simulations, which confirms the validity of the extracted small-signal noise model parameters under ULP. For the LNA biased at 100 μ W, the measured average noise temperature $T_{\rm e,avg}$ from 4 to 6 GHz is 2.6 K with a minimum value of 2.0 K at 5.7 GHz. The average gain is 22.5 dB for the designed frequency band. The LNA at 200 µW dc power reaches 23.1 dB average gain and 2.0 K $T_{\rm e,avg}$ with a minimum value of 1.7 K at 5.7 GHz. At higher dc power for the first stage, the $T_{\rm e}$ is closer to the $T_{\rm min}$ meaning a relaxed tradeoff situation for noise and bandwidth as predicted by the extracted noise model parameters in Figs. 7 and 9. For qubit readout applications, an LNA gain higher than 20 dB is sometimes desirable to compensate for signal losses from the 4 K stage (where the HEMT LNA is located) to the 300 K stage. The gain can be increased by an additional stage in the HEMT LNA design or by adding another LNA at the 77 K stage.

The S parameters and P1dB at 4 K were measured by a Keysight N52478 PNA-X network analyzer. Fig. 14 shows the simulated and measured S_{11} and S_{22} of the designed LNA biased at 100 and 200 μ W dc power. The average measured S_{11} of 4–6 GHz is –4.8 dB (lowest –9.6 dB) for 100 μ W and –8.9 dB (lowest –13.5 dB) for 200 μ W. The deviation between the measured S_{11} and the simulated S_{11}

Ref.	Amplifier type	Transistor	Freq.	T_{eavg}	Average Gain	P_{dc}	FOM
			(GHz)	(K)	(dB)	(μW)	(10^{-2}mW^{-1})
[7]	Hybrid	InP HEMT	4-8	1.2	42	7800	5.7
[8]	Hybrid	InP HEMT	4-8	2.8	27	300	68.6
[8]	Hybrid	InP HEMT	4-8	4.1	20	112	125.5
[13]	Hybrid	InP HEMT	4-8	1.6	44	4200	8.57
[9]	MMIC	SiGe HBT	3-6	4.3	36	1800	5.58
[36]	MMIC	SiGe HBT	0.1 - 3	4.6	30.5	1000	48.5
[6]	MMIC	SiGe HBT	4-8	3.2	27.5	1000	18.0
This work	Hybrid	InP HEMT	4-6	2.6	22.5	100	138.5
This work	Hybrid	InP HEMT	4-6	2.0	23.1	200	90.0

TABLE II COMPARISON WITH STATE-OF-THE-ART CRYOGENIC LNAS




Fig. 14. Simulated and measured S_{11} and S_{22} in dB under cryogenic environment (4 K) for the designed InP HEMT LNA at (a) 100 μ W bias ($V_{d1}=0.06$ V and $I_{d1}=1$ mA, and $V_{d2,3}=0.05$ V and $I_{d2,3}=0.8$ mA) and (b) 200 μ W bias ($V_{d1}=0.08$ V and $I_{d1}=1.5$ mA, and $V_{d2,3}=0.08$ V and $I_{d2,3}=1$ mA). The red lines are measured (solid) and simulated (dashed) S_{11} and the blue lines are measured (solid) and simulated (dashed) S_{22} .

4

Frequency (GHz)

6

can be attributed to assembly imperfections, VNA calibration errors, and variations in the HEMTs used for model extraction and LNA fabrication. Nonetheless, S_{11} is less critical for the qubit readout system due to the 60 dB isolation provided by the isolators between the parametric amplifier and the HEMT LNA [3]. The average S_{22} for the designed frequency band is -16.3 and -18.7 dB for 100 and 200 μ W dc power, respectively.

The input and output P1dB of the fabricated amplifier are presented in Fig. 15. The average output P1dB for 100 and $200 \,\mu\text{W}$ is -30.6 and -23.2 dBm, respectively. The difference between the input P1dB from the output P1dB is the gain.




Fig. 15. Measured input and output P1dB of the fabricated LNA circuit at 4 K for various dc power. The blue lines are input P1dB and the red lines are output P1dB. Circle and triangle lines represent bias power of 100 and 200 μ W, respectively.

Hence the corresponding average input P1dB is -53.0 and -49.0 dBm. The output P1dB increases with higher bias power.

The circuit performance was compared with other reported low-power cryogenic LNAs operating at similar frequency bands; see Table II. A figure of merit (FOM) which accounts for the tradeoff between bandwidth, noise, and power consumption is [36]

$$FOM = \frac{f_h}{f_l} \times \frac{hf_0}{kT_{e,avg}} \times \frac{1}{P_{dc}}$$
 (8)

where P_{dc} is the dc power of the LNA, and f_h , f_l , and f_0 are the upper-band, lower-band, and central frequency, respectively. As seen from Table II, the performance of the LNA in this work biased at 100 μ W exhibits the highest FOM. Moreover, to the best of our knowledge, this is the first time an LNA dissipating 200 μ W provides a $T_{e,avg}$ of 2.0 K as required for several qubit readout systems [4], [31].

VI. CONCLUSION

We investigated the small-signal and noise model parameters for a cryogenic InP HEMT at ULP down to 1 μ W. The extracted model showed that the InP HEMT for a fixed drain current sustained its noise performance until reaching a drain voltage of 0.05 V. After analysis of the LNA bandwidth requirement for superconducting qubit readout at 4 K, a 4–6 GHz hybrid cryogenic LNA was designed based on the extracted small-signal noise model at ULP. The fabricated

cryogenic HEMT LNA reached $T_{\rm e,avg}=2.6$ and 2.0 K at $P_{\rm dc}=100$ and 200 μ W, respectively. To date, 200 μ W represents the lowest dc power for a cryogenic HEMT LNA to attain 2.0 K average noise temperature for qubit readout frequencies. The input-referred P1dB for all biases was higher than -55 dBm. The large reduction in dc power consumption demonstrated for the cryogenic HEMT LNA designed for qubit readout [1], [4] makes the reported circuit interesting for future large-scale quantum systems.

ACKNOWLEDGMENT

The authors would like to thank Hannes Hanhineva, Johan Embretsen, Sumedh Mahashabde, and David Niepce from Low Noise Factory AB, Göteborg, Sweden, for the assembly and measurements of the LNAs and fruitful discussions.

REFERENCES

- [1] F. Arute et al., "Quantum supremacy using a programmable superconducting processor," *Nature*, vol. 574, no. 7779, pp. 505–510, Oct. 2019.
- [2] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland, "Surface codes: Towards practical large-scale quantum computation," *Phys. Rev.* A, Gen. Phys., vol. 86, no. 3, Sep. 2012, Art. no. 032324.
- [3] J. Heinsoo et al., "Rapid high-fidelity multiplexed readout of superconducting qubits," *Phys. Rev. Appl.*, vol. 10, no. 3, Sep. 2018, Art. no. 034040.
- [4] J. C. Bardin, D. H. Slichter, and D. J. Reilly, "Microwaves in quantum computing," *IEEE J. Microw.*, vol. 1, no. 1, pp. 403–427, Jan. 2021.
- [5] S. Montazeri, W.-T. Wong, A. H. Coskun, and J. C. Bardin, "Ultra-low-power cryogenic SiGe low-noise amplifiers: Theory and demonstration," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 1, pp. 178–187, Jan. 2016.
- [6] W.-T. Wong, M. Hosseini, H. Rucker, and J. C. Bardin, "A 1 mW cryogenic LNA exploiting optimized SiGe HBTs to achieve an average noise temperature of 3.2 K from 4–8 GHz," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Aug. 2020, pp. 181–184.
- [7] E. Cha, N. Wadefalk, G. Moschetti, A. Pourkabirian, J. Stenarson, and J. Grahn, "A 300-μW cryogenic HEMT LNA for quantum computing," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Aug. 2020, pp. 1299–1302.
- [8] E. Cha, N. Wadefalk, G. Moschetti, A. Pourkabirian, J. Stenarson, and J. Grahn, "InP HEMTs for sub-mW cryogenic low-noise amplifiers," *IEEE Electron Device Lett.*, vol. 41, no. 7, pp. 1005–1008, Jul. 2020.
- [9] Z. Zou, M. Hosseini, R. Kwende, S. Raman, and J. C. Bardin, "A frequency and bandwidth reconfigurable 3 6 GHz cryogenic SiGe BiCMOS LNA with a power consumption of ≤ 2.9 mW," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2021, pp. 653–656.
- [10] A. R. Alt and C. R. Bolognesi, "(InP) HEMT small-signal equivalent-circuit extraction as a function of temperature," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 9, pp. 2751–2755, Sep. 2015.
- [11] F. Heinz, F. Thome, D. Schwantuschke, A. Leuther, and O. Ambacher, "A scalable small-signal and noise model for high-electron-mobility transistors working down to cryogenic temperatures," *IEEE Trans. Microw. Theory Techn.*, vol. 70, no. 2, pp. 1097–1110, Feb. 2022.
- [12] E. Cha et al., "0.3–14 and 16–28 GHz wide-bandwidth cryogenic MMIC low-noise amplifiers," *IEEE Trans. Microw. Theory Techn.*, vol. 66, no. 11, pp. 4860–4869, Nov. 2018.
- [13] J. Schleeh et al., "Ultralow-power cryogenic InP HEMT with minimum noise temperature of 1 K at 6 GHz," *IEEE Electron Device Lett.*, vol. 33, no. 5, pp. 664–666, May 2012.
- [14] M. W. Pospieszalski, "Extremely low-noise amplification with cryogenic FETs and HFETs: 1970–2004," *IEEE Microw. Mag.*, vol. 6, no. 3, pp. 62–75, Sep. 2005.
- [15] M. W. Pospieszalski, "On the limits of noise performance of field effect transistors," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2017, pp. 1953–1956.
- [16] L. Barboni, M. Siniscalchi, and B. Sensale-Rodriguez, "TFET-based circuit design using the transconductance generation efficiency g_m/I_d method," *IEEE J. Electron Devices Soc.*, vol. 3, no. 3, pp. 208–216, May 2015.

- [17] M. W. Pospieszalski, "Modeling of noise parameters of MESFETs and MODFETs and their frequency and temperature dependence," *IEEE Trans. Microw. Theory Techn.*, vol. 37, no. 9, pp. 1340–1350, Sep. 1989.
- [18] J. Schleeh, H. Rodilla, N. Wadefalk, P. Nilsson, and J. Grahn, "Characterization and modeling of cryogenic ultralow-noise InP HEMTs," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 206–212, Jan. 2013.
- [19] P. J. Tasker and B. Hughes, "Importance of source and drain resistance to the maximum f_T of millimeter-wave MODFETs," *IEEE Electron Device Lett.*, vol. 10, no. 7, pp. 291–293, Jul. 1989.
- [20] B. Hughes and P. J. Tasker, "Bias dependence of the MODFET intrinsic model elements values at microwave frequencies," *IEEE Trans. Electron Devices*, vol. 36, no. 10, pp. 2267–2273, Oct. 1989.
- [21] E. Cha et al., "Optimization of channel structures in InP HEMT technology for cryogenic low-noise and low-power operation," *IEEE Trans. Electron Devices*, vol. 70, no. 5, pp. 2431–2436, May 2023.
- [22] Low Noise Factory. LNF4-8C Datasheet. Accessed: Mar. 8, 2022. [Online]. Available: https://www.lownoisefactory.com/wp-content/uploads/2022/03/lnf-lnc4_8c.pdf
- [23] J. L. Cano, N. Wadefalk, and J. D. Gallego-Puyol, "Ultra-wideband chip attenuator for precise noise measurements at cryogenic temperatures," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 9, pp. 2504–2510, Sep. 2010.
- [24] J. Schleeh et al., "Phonon black-body radiation limit for heat dissipation in electronics," *Nature Mater.*, vol. 14, no. 2, pp. 187–192, Jan. 2015.
- [25] J. Lange, "Noise characterization of linear twoports in terms of invariant parameters," *IEEE J. Solid-State Circuits*, vol. SSC-2, no. 2, pp. 37–40, Jun. 1967.
- [26] M. W. Pospieszalski, "Interpreting transistor noise," *IEEE Microw. Mag.*, vol. 11, no. 6, pp. 61–69, Oct. 2010.
- [27] B. Hughes, "A temperature noise model for extrinsic FETs," *IEEE Trans. Microw. Theory Techn.*, vol. 40, no. 9, pp. 1821–1832, Sep. 1992.
- [28] H. T. Friis, "Noise figures of radio receivers," *Proc. IRE*, vol. 32, no. 7, pp. 419–422, Jul. 1944.
- [29] H. Haus and R. Adler, "Optimum noise performance of linear amplifiers," *Proc. IRE*, vol. 46, no. 8, pp. 1517–1533, Aug. 1958.
- [30] J. Aumentado, "Superconducting parametric amplifiers: The state of the art in Josephson parametric amplifiers," *IEEE Microw. Mag.*, vol. 21, no. 8, pp. 45–59, Aug. 2020.
- [31] J. C. Bardin, "Cryogenic low-noise amplifiers: Noise performance and power dissipation," *IEEE Solid StateCircuits Mag.*, vol. 13, no. 2, pp. 22–35, Jun. 2021.
- [32] C. Macklin et al., "A near-quantum-limited Josephson travelingwave parametric amplifier," *Science*, vol. 350, no. 6258, pp. 307–310, Sep. 2015.
- [33] J. C. Bardin, D. Sank, O. Naaman, and E. Jeffrey, "Quantum computing: An introduction for microwave engineers," *IEEE Microw. Mag.*, vol. 21, no. 8, pp. 24–44, Aug. 2020.
- [34] Y. Zeng, J. Stenarson, P. Sobis, N. Wadefalk, and J. Grahn, "A 100-µW 4-6 GHz cryogenic InP HEMT LNA achieving an average noise temperature of 2.6 K," in *Proc. Asia-Pacific Microw. Conf. (APMC)*, Nov. 2022, pp. 13–15.
- [35] J. Fernandez, "A noise-temperature measurement system using a cryogenic attenuator," TMO Prog. Rep., vol. 15, pp. 42–135, Nov. 1998.
- [36] M. Hosseini and J. C. Bardin, "A 1 mW 0.1–3 GHz cryogenic SiGe LNA with an average noise temperature of 4.6 K," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2021, pp. 896–899.



Yin Zeng (Graduate Student Member, IEEE) was born in Chongqing, China, in 1996. He received the M.Sc. degree in wireless, photonics, and space engineering from the Chalmers University of Technology, Göteborg, Sweden, in 2020, where he is currently pursuing the Ph.D. degree in microwave technology.

His research interests include low-power LNA design, cryogenic electronics, transistor characterization and modeling, and MMIC design.



Jörgen Stenarson (Member, IEEE) received the M.Sc. degree in engineering physics and the Ph.D. degree in microwave electronics from the Chalmers University of Technology, Göteborg, Sweden, in 1997 and 2001, respectively.

In 2002, he joined the SP Technical Research Institute of Sweden, Växjö, Sweden, where he worked on microwave metrology with a focus on network analyzers. In 2015, he joined the Department of Microtechnology and Nanoscience, Chalmers University of Technology, to manage the creation of the

Kollberg Laboratory with a grant from the Wallenberg Foundation. In 2017, he joined Low Noise Factory, Göteborg, where he is now the CTO. His research interests are microwave metrology and low-noise amplifier design.

Niklas Wadefalk, photograph and biography not available at the time of publication.



Peter Sobis was born in Göteborg, Sweden, in 1978. He received the M.Sc. degree in electrical engineering and the Licentiate and doctoral degrees in THz electronics from the Chalmers University of Technology, Göteborg, in 2003, 2010, and 2016, respectively.

From 2003 to 2004, he was with Anaren Microwave Inc., Syracuse, NY, USA, working on passive microwave components and beamforming networks. From 2004 to 2021, he was with Omnisys Instruments AB, Västra Frölunda, Sweden, where

he was responsible for the development of radiometer components and subsystems for various ESA missions supported by the Swedish National Space Board projects. In 2018, he became an Adjunct Professor with the Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology. In 2021, he joined Low Noise Factory AB, Göteborg, specializing in the production of cryogenic low noise amplifiers. His current research interests include InP HEMT LNA's and THz Schottky-based receivers for quantum computing, earth observation, and radio astronomy applications.



Jan Grahn (Senior Member, IEEE) received the Ph.D. degree in solid-state electronics from the Royal Institute of Technology (KTH), Stockholm, Sweden, in 1993.

He was a Post-Doctoral Researcher with KTH, where he focused on SiGe HBT technology. In 2001, he joined the Chalmers University of Technology, Göteborg, Sweden. His current research interests include narrow bandgap high-electron-mobility transistor technology for low-noise and low dc power dissipation.