



Symmetrical Doherty Power Amplifier with High Efficiency and Extended Bandwidth

Downloaded from: <https://research.chalmers.se>, 2024-05-17 03:10 UTC

Citation for the original published paper (version of record):

Zhou, H., Chang, H., Fager, C. (2023). Symmetrical Doherty Power Amplifier with High Efficiency and Extended Bandwidth. 2023 International Workshop on Integrated Nonlinear Microwave and Millimetre-Wave Circuits (INMMIC). <http://dx.doi.org/10.1109/INMMIC57329.2023.10321799>

N.B. When citing this work, cite the original published paper.

Symmetrical Doherty Power Amplifier with High Efficiency and Extended Bandwidth

Han Zhou, Haojie Chang, and Christian Fager

Chalmers University of Technology, SE-412 96 Gothenburg, Sweden

{han.zhou, haojie, christian.fager}@chalmers.se

Abstract— This paper introduces a load modulation network for the Doherty power amplifier (PA). The proposed combiner network demonstrates inherent wideband characteristics and effectively addresses the impact of output parasitics resulting from the transistors, thereby achieving exceptional bandwidth performance. To validate the concept, a wideband prototype Doherty PA is designed and measured, employing GaN HEMT transistors. The experimental results exhibit a drain efficiency of 51-63 % at the peak output power and 41-53 % at 6-dB output power back-off across 1.6-2.7 GHz. Furthermore, the measured peak output power of 43.8 ± 0.5 dBm within the same frequency range confirms the theoretical framework and demonstrates the promising potential of the proposed wideband Doherty PA for future applications in wireless transmitters.

Keywords— Doherty, energy efficiency, gallium nitride (GaN), power amplifiers, wideband amplifier.

I. INTRODUCTION

The requirement for higher data transmission capacity has led modern communication systems to utilize complex modulation schemes. Nonetheless, these schemes give rise to modulated signals with a large peak-to-average power ratio (PAPR). Power amplifiers (PA) are notorious for high power consumption and play a crucial role in determining the performance of communication systems. Consequently, it is vital to improve the PA efficiency, especially at a significantly back-off output power level.

Active load-modulated PA architectures have gained significant recognition as viable solutions for enhancing PA back-off efficiency. In recent years, researchers have proposed several innovative architectures to further advance load-modulated PA designs, each with unique features and advantages. Noteworthy examples include the load-modulated balanced amplifier (LMBA) [1], the distributed efficient power amplifier (DEPA) [2], and the circulator load-modulated amplifier (CLMA) [3], [4]. These new architectures have shown promise in enhancing the efficiency and bandwidth performance of load-modulated PAs. However, their complex circuitry poses a challenge for widespread adoption. In contrast, the Doherty PA offers a relatively simple circuit topology that can be easily implemented across different frequencies and semiconductor processes.

The Doherty output combiner network is essential as it controls the interaction between the main and auxiliary amplifier paths, thereby determining the PA operation. These networks also play a crucial role in extending the efficiency range and enabling broader carrier bandwidth. In previous works [5], [6], a systematic combiner synthesis approach




Fig. 1. The load modulation network for wideband Doherty power amplifiers.

was proposed for two-way and three-way Doherty combiner networks, respectively. This approach, known as the black-box combiner synthesis method, offers the advantage of lower insertion loss and more compact size compared to other designs, as it integrates matching, load-modulation, and impedance transformation functionalities in a systematic process. However, the black-box approach for Doherty PAs has predominantly been adopted in narrow-band applications.

In this paper, we present a novel load modulation network for the Doherty PA that can be analyzed using the black-box combiner method, as shown in Fig. 1. The proposed approach effectively addresses the two main factors limiting the bandwidth of Doherty PAs, namely the transistor parasitics and the frequency response of the Doherty combiner. The theoretical and experimental analysis will be conducted to provide evidence of the substantial improvement in bandwidth achievable with the proposed Doherty PA topology.

II. THEORY

The key innovation of the proposed Doherty PA is its distinctive load modulation network, which consists of two Tee-line-based networks and an extra transmission line, as shown in Fig. 1. Through mathematical analysis, the T-network structure serves as an effective representation of a series quarter-wavelength transmission line with certain characteristic impedance [7], thereby supporting the wideband capabilities of this topology. Notably, the packaged GaN HEMT transistor output can be modeled as an ideal current source in parallel with an output capacitor (C_{ds}) and a series inductor (L_p) [8]. By appropriately configuring the Tee-line-based network, it becomes possible to effectively compensate for transistor




Fig. 2. Circuit schematic of the proposed wideband Doherty PA.

parasitics, including C_{ds} and L_p . Additionally, the shunt transmission lines to the ground serve the purpose of biasing both active devices, contributing to the compactness of the Tee-line-based network.

To analyze the load modulation network, the black-box approach is employed. The complete Doherty output combiner can assumed to be a lossy 2×2 cascade matrix with the load integrated, denoted as A_{2P} , for easier analysis. It is worth noting that the product of the cascade matrices corresponding to each element in Fig. 1, evaluated at the center frequency ω_0 , must be equivalent to the cascade matrix of the lossy two-port network. This gives

$$A_{2P} = A_{\text{par},m} A_{T,m} A_{RL} A_{TL4} A_{T,a} A_{\text{par},a} \quad (1)$$

where

$$A_{\text{par},m} = \begin{bmatrix} 1 & 0 \\ j\omega_0 C_{ds,m} & 1 \end{bmatrix} \begin{bmatrix} 1 & j\omega_0 L_{p,m} \\ 0 & 1 \end{bmatrix} \quad (2)$$

$$A_{\text{par},a} = \begin{bmatrix} 1 & j\omega_0 L_{p,a} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ j\omega_0 C_{ds,a} & 1 \end{bmatrix}. \quad (3)$$

Subsequently, it becomes straightforward to transform the two-port cascaded matrix A_{2P} into an impedance matrix, Z_{2P} . The Tee-line-based load modulation networks can thereby be analyzed with respect to the frequency, under the conditions of varying characteristic impedance and electrical length of each line. Note that the system equations governing the load modulation networks are under-determined. As a result, the values for the transmission line characteristic impedance and electrical length can be chosen in a manner that effectively compensates for the transistor parasitics and packaged elements.

III. PROTOTYPE CIRCUIT DESIGN

To validate the theoretical concepts, an RF-input wideband Doherty PA prototype circuit was designed and implemented, utilizing 10-W Wolfspeed GaN HEMT transistors (CGH40010F) for both the main and auxiliary amplifiers, with a center frequency of 2.15 GHz. The complete schematic of the prototype circuit can be seen in Fig. 2. The implementation was carried out on a 20-mil Rogers 4350B substrate. The Doherty load modulation network was




Fig. 3. Photograph of the fabricated wideband Doherty PA prototype circuit.

realized based on the proposed method. The equivalent output parasitic and packaged model of the CGH40010F transistor, as shown in Fig. 1, were obtained through the de-embedding of small-signal and load-pull simulations. The optimum load resistance (R_{opt}) was then calculated from the transistor's I - V curves. The Tee-line-based load modulation networks were derived to achieve a wideband response resembling that of a series transmission-line-based network. These networks were further synthesized using the black-box approach to determine the characteristic impedance and electrical length of each line, while effectively compensating for the transistor's output parasitic and packaged effects. To match the common load impedance (R_L) to 50Ω , a low-order filter-based matching network was employed. Additionally, a series RC network at the input, along with a resistor in the gate bias path, was utilized for both the main and auxiliary amplifiers to maintain stability across the entire operating frequency bands. A photo of the implemented prototype circuit is shown in Fig. 3.

IV. MEASUREMENT RESULTS

The implemented prototype circuit was characterized through static continuous-wave (CW) measurements. Both the main and auxiliary amplifiers were biased with a drain bias voltage of 28 V. The main amplifier operated in class-B mode with a quiescent current of 50 mA, while the auxiliary amplifier was biased in class-C.

The prototype was tested under the excitation of a single-tone CW signal spanning from 1.6 to 2.7 GHz. The measurement results, as depicted in Fig. 4 and Fig. 5, demonstrate a distinct enhancement in back-off efficiency within the designed frequency band. The fabricated prototype exhibits excellent broadband performance, as illustrated in Fig. 6, with a peak output power ranging from 43.3 dBm to 44.3 dBm over a 1.1-GHz bandwidth, confirming its wideband large-signal capability. Furthermore, the PA achieves a drain efficiency of 51%–63% at the peak power level and 41%–53% at the 6-dB back-off power level across the entire operating frequency band. The proposed Doherty PA exhibits decent efficiency improvements over a broad range of frequencies when compared to other advanced high-efficiency PAs outlined in Table I. Additionally, its compact size and the systematic design procedure further contribute to the value of this work.




Fig. 4. Measured drain efficiency and gain versus output power of the wideband Doherty PA prototype from 1.6 to 2.1 GHz.




Fig. 5. Measured drain efficiency and gain versus output power of the wideband Doherty PA prototype from 2.2 to 2.7 GHz.




Fig. 6. Measured drain efficiency at peak and 6-dB back-off power level, peak output power, and gain versus frequencies across 1.6 to 2.7 GHz.

V. CONCLUSION

This paper presents a combiner network for the Doherty PA that is based on the Tee-line networks. The proposed network exhibits inherent wideband characteristics and effectively addresses the impact of output parasitics caused by the transistors, resulting in excellent bandwidth performance. To validate the proposed topology, a wideband Doherty PA prototype operating in the frequency range of 1.6 GHz to 2.7 GHz is experimentally demonstrated. The prototype achieves a drain efficiency of 51%–63% at the peak power level and 41%–53% at the 6-dB back-off power level. Additionally,

Table 1. Comparison with state-of-the-art load modulated PAs.

Ref.	Year	Arch.	Freq (GHz)	FBW (%)	P_{peak} (dBm)	η_{peak} (%)	η_{OBO} (%)
[9]	2020	LMBA	1.5–2.5	51	45.6–46.7	67–77	51–64
[10]	2023	SLMBA	1.3–2.1	47	50.3–53.0	28–62	42–53
[2]	2019	DEPA	2.5–3.8	41	48.8–49.8	54–67	47–60
[4]	2023	CLMA	2.1–3.5	50	41.4–43.1	47–58	36–51
[11]	2022	SCLMA	2.0–3.0	40	42.0–43.5	55–68	46–53
[12]	2022	DPA	2.5–3.3	28	42.5–44.2	61–66	45–52
[13]	2023	DPA	3.3–3.9	17	45.6–47.6	48–53	35–45
This work		DPA	1.6–2.7	51	43.3–44.3	51–63	41–53

the prototype achieves a peak output power ranging from 43.3 dBm to 44.3 dBm over a 1.1 GHz bandwidth, further confirming the effectiveness of the proposed approach.

ACKNOWLEDGMENT

This work was supported by the Gigahertz-ChaseOn Bridge Center in a project financed by Chalmers, Ericsson, Gotmic, Infineon, Kongsberg, Saab, and UniqueSec.

REFERENCES

- [1] D. J. Sheppard, J. Powell, and S. C. Cripps, “An efficient broadband reconfigurable power amplifier using active load modulation,” *IEEE Microw. Wireless Compon. Lett.*, vol. 26, no. 6, pp. 443–445, 2016.
- [2] P. Saad, R. Hou, R. Hellberg, and B. Berglund, “The continuum of load modulation ratio from Doherty to traveling-wave amplifiers,” *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 12, pp. 5101–5113, 2019.
- [3] H. Zhou, J.-R. Perez-Cisneros, and C. Fager, “Circulator load modulated amplifier: A non-reciprocal wideband and efficient PA architecture,” in *Proc. IEEE MTT-S Int. Microw. Symp. Dig.*, 2021, pp. 603–605.
- [4] H. Zhou, J.-R. Perez-Cisneros, B. Langborn, T. Eriksson, and C. Fager, “A wideband and highly efficient circulator load modulated power amplifier architecture,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 70, no. 8, pp. 3117–3129, 2023.
- [5] M. Özen, K. Andersson, and C. Fager, “Symmetrical Doherty power amplifier with extended efficiency range,” *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 4, pp. 1273–1284, 2016.
- [6] H. Zhou, J.-R. Perez-Cisneros, S. Hesami, K. Buisman, and C. Fager, “A generic theory for design of efficient three-stage Doherty power amplifiers,” *IEEE Trans. Microw. Theory Techn.*, vol. 70, no. 2, pp. 1242–1253, 2022.
- [7] H. Zhang and K. J. Chen, “A stub tapped branch-line coupler for dual-band operations,” *IEEE Microw. Wireless Compon. Lett.*, vol. 17, no. 2, pp. 106–108, 2007.
- [8] H. Zhou, J.-R. Perez-Cisneros, B. Langborn, T. Eriksson, and C. Fager, “Design of a compact GaN power amplifier with high efficiency and beyond decade bandwidth,” *IEEE Microw. Wireless Compon. Lett.*, vol. 32, no. 12, pp. 1439–1442, 2022.
- [9] J. Pang, C. Chu, Y. Li, and A. Zhu, “Broadband RF-input continuous-mode load-modulated balanced power amplifier with input phase adjustment,” *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 10, pp. 4466–4478, 2020.
- [10] C. Belchior, L. C. Nunes, P. M. Cabral, and J. C. Pedro, “Sequential LMBA design technique for improved bandwidth considering the balanced amplifiers off-state impedance,” *IEEE Trans. Microw. Theory Techn.*, pp. 1–15, 2023.
- [11] H. Zhou, J.-R. Perez-Cisneros, and C. Fager, “Wideband sequential circulator load modulated amplifier with back-off efficiency enhancement,” in *Proc. 51st Eur. Microw. Conf. (EuMC)*, 2022.
- [12] C. Liang, P. Roblin, Y. Hahn, J. I. Martinez-Lopez, H.-C. Chang, and V. Chen, “Single-input broadband hybrid Doherty power amplifiers design relying on a phase sliding-mode of the load modulation scheme,” *IEEE Trans. Microw. Theory Techn.*, vol. 71, no. 4, pp. 1550–1562, 2023.
- [13] M. Shahmoradi, S.-H. Javid-Hosseini, V. Nayyeri, R. Giofrè, and P. Colantonio, “A broadband Doherty power amplifier for sub-6 GHz 5G applications,” *IEEE Access*, vol. 11, pp. 28 771–28 780, 2023.