

Gate control of superconducting current: Mechanisms, parameters, and technological potential

Downloaded from: https://research.chalmers.se, 2024-11-19 10:23 UTC

Citation for the original published paper (version of record):

Ruf, L., Puglia, C., Elalaily, T. et al (2024). Gate control of superconducting current: Mechanisms, parameters, and technological potential. Applied Physics Reviews, 11(4). http://dx.doi.org/10.1063/5.0222371

N.B. When citing this work, cite the original published paper.

research.chalmers.se offers the possibility of retrieving research publications produced at Chalmers University of Technology. It covers all kind of research output: articles, dissertations, conference papers, reports etc. since 2004. research.chalmers.se is administrated and maintained by Chalmers Library

REVIEW ARTICLE | OCTOBER 31 2024

Gate control of superconducting current: Mechanisms, parameters, and technological potential

L. Ruf ⑩ ; C. Puglia ⑩ ; T. Elalaily ⑩ ; G. De Simoni ⑩ ; F. Joint ⑩ ; M. Berke ⑩ ; J. Koch ⑩ ; A. Iorio ⑩ ; S. Khorshidian ⑩ ; P. Makk ⑪ ; S. Gasparinetti ⑩ ; S. Csonka ⑩ ; W. Belzig ⑩ ; M. Cuoco ⑩ ; F. Giazotto ⑩ ; E. Scheer ➡ ⑩ ; A. Di Bernardo ➡ ⑪



Appl. Phys. Rev. 11, 041314 (2024) https://doi.org/10.1063/5.0222371





Articles You May Be Interested In

Dynamics of gate-controlled superconducting Dayem bridges


Appl. Phys. Lett. (August 2024)

A gate- and flux-controlled supercurrent diode effect

Appl. Phys. Lett. (January 2023)

Tunable coupling of widely separated superconducting qubits: A possible application toward a modular quantum device

Appl. Phys. Lett. (July 2022)





Gate control of superconducting current: Mechanisms, parameters, and technological potential

Cite as: Appl. Phys. Rev. 11, 041314 (2024); doi: 10.1063/5.0222371 Submitted: 7 June 2024 · Accepted: 19 September 2024 · Published Online: 31 October 2024



B. Heating due to phonons excited in the substrate





```
L. Ruf, D. C. Puglia, D. T. Elalaily, A. D. G. De Simoni, D. F. Joint, D. M. Berke, D. Koch, D. A. Iorio, D. S. Khorshidian, D. P. Makk, A. D. S. Casparinetti, D. S. Csonka, M. Belzig, D. M. Cuoco, D. F. Giazotto, D. S. Csonka, D. A. Di Bernardo D. G. Giazotto, D. S. Csonka, D. G. Bernardo D. G. Giazotto, D. S. Csonka, D. G. Giazotto, D. G. Scheer, D. Giazotto, D. G. Giazotto, D. G. Giazotto, D. G. Giazotto, D. Giazot
```

AFFILIATIONS

ABSTRACT

In conventional metal-oxide semiconductor (CMOS) electronics, the logic state of a device is set by a gate voltage ($V_{\rm G}$). The superconducting equivalent of such effect had remained unknown until it was recently shown that a $V_{\rm G}$ can tune the superconducting current (supercurrent) flowing through a nanoconstriction in a superconductor. This gate-controlled supercurrent (GCS) can lead to superconducting logics like CMOS logics, but with lower energy dissipation. The physical mechanism underlying the GCS, however, remains under debate. In this review article, we illustrate the main mechanisms proposed for the GCS, and the material and device parameters that mostly affect it based on the evidence reported. We conclude that different mechanisms are at play in the different studies reported so far. We then outline studies that can help answer open questions on the effect and achieve control over it, which is key for applications. We finally give insights into the impact that the GCS can have toward high-performance computing with low-energy dissipation and quantum technologies.

© 2024 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/5.0222371

TABLE OF CONTENTS

I. INTRODUCTION	2	(phonon heating)	12
II. REPRODUCIBILITY AND UNIVERSAL FEATURES	_	C. Out-of-equilibrium state due to high-energy	
OF THE GCS	3	electrons and/or phonons excited in the	
A. Integration of GCS devices into more complex		substrate (phase fluctuations)	13
device structures	6	D. V _G -induced mechanism (direct field	
III. PHYSICAL MECHANISMS PROPOSED FOR THE		effect)	15
GCS	6	IV. EXPERIMENTAL PARAMETERS AFFECTING	
A. Tunneling of high-energy electrons through		THE GCS AND THE PERFORMANCE OF GCS	
vacuum (field emission)	11	DEVICES	18

Department of Physics, University of Konstanz, Universitätsstraße 10, 78464 Konstanz, Germany

 $^{^2}$ NEST, Istituto Nanoscienze-CNR and Scuola Normale Superiore, Piazza san Silvestro 12, 56127 Pisa, Italy

³MTA-BME Superconducting Nanoelectronics Momentum Research Group, Müegyetem rkp. 3., 1111 Budapest, Hungary

Department of Physics, Budapest University for Technology and Economics, Müegyetem rkp. 3., 1111 Budapest, Hungary 🕯

 $^{^5}$ Department of Physics, Faculty of Science, Tanta University, Al-Geish St., 31527 Tanta, Gharbia, Egypt

⁶Department of Microtechnology and Nanoscience, Chalmers University of Technology, 41296 Göteborg, Sweden

 $^{^{7}}$ CNR-SPIN, c/o Università degli Studi di Salerno, via Giovanni Paolo II 132, 84084 Fisciano, Salerno, Italy

⁸Dipartimento di Fisica "E. R. Caianiello," Università degli Studi di Salerno, via Giovanni Paolo II 132, 84084 Fisciano, Salerno, Italy

b) Authors to whom correspondence should be addressed: elke.scheer@uni-konstanz.de and angelo.dibernardo@uni-konstanz.de

A. Effects of material parameters, device geometry,	
and fabrication process	18
1. Influence of S type and structural disorder	18
2. Influence of the substrate material	19
3. Influence of the device geometry	20
4. Influence of the fabrication process	21
B. I_{leak} -induced effects toward prevalent mechanism.	22
V. TECHNOLOGICAL APPLICATIONS BASED ON	
THE GCS	24
A. GCS for superconducting logics	24
B. Other applications of GCS devices for	
superconducting electronics	25
C. Applications of GCS devices for quantum	
computing	26
VI. OUTLOOK AND FUTURE CHALLENGES	27
VII. CONCLUSIONS	28
SUPPLEMENTARY MATERIAL	29

I. INTRODUCTION

The operation principle of modern computers based on complementary metal-oxide semiconductor (CMOS) technology relies on three-terminal transistors, which can be reversibly switched between two states via the application of a gate voltage (V_G) modulating the charge carrier density.^{1,2} Thanks to the development of nanoscale fabrication technologies, the density of devices in CMOS circuits has steadily increased. However, the size node (currently ~7 nm) of transistors has recently reached a regime where further downscaling has got challenging for both technological and physical reasons.^{3,4} To keep up with the constant demand for faster and more efficient electronics, alternative technologies to CMOS are therefore emerging.⁵ In this context, the steadily growing power dissipation and related thermal management issues of CMOS computing platforms have become reasons of concern. Large-scale computers (supercomputers) currently under development, which can process up to 1018 floating point operations per second (flops), have in fact power requirements close to 1 GW, meaning that they need their own power plants to operate.

Hybrid computing architectures, which consist of low-dissipation superconducting logics combined with CMOS memories (still better than any superconducting memories), are seen as promising solution to reduce the power dissipation of supercomputers. Such hybrid architectures can reduce the power consumption of supercomputers by a factor $\sim 10^2$, even after considering the cooling costs for their operation at cryogenic temperature (T). We note that cryogenic cooling of CMOS supercomputers alone would not solve the problem of their large power dissipation. ^{6,8}

Hybrid computing systems would be easier to realize if V_G -controlled superconducting devices were employed for their logic operations, since these devices can be interfaced more easily with V_G -controlled CMOS circuits. Nonetheless, the application of a V_G to control the state of a three-terminal device made from a metallic superconductor (S) had remained unexplored for years. It is generally accepted that, unlike for doped semiconductors under a V_G which enable CMOS operation, a metallic S should instead behave like any other normal metal (N). In a N, the electric field (E) induced by V_G is screened within the Thomas–Fermi length 9,10 (typically of a few angstroms 11) from its surface, which would hinder any gate control in metallic systems.

Surprisingly, an experiment performed in 2018¹² on gated superconducting Ti nanowires [Fig. 1(a)] has shown that these nanowires can also be switched between two different states with an applied V_{G} , similar to CMOS transistors. By measuring current vs voltage, I(V), characteristics of the gated Ti nanowires, the authors of Ref. 12 have shown that the superconducting critical current I_c (see Box 1 for an explanation of I_c and for an introduction to other basic concepts of superconductivity) measured without gate voltage [i.e., at $V_G = 0$; Fig. 1(b)] can be reduced as V_G is progressively increased, until it gets completely suppressed. Evidence for this result has been experimentally obtained by measuring a series of I(V) curves at different V_G , as shown in Fig. 1(c), and observing a progressive reduction of the vertical segment of the I(V) curve for increasing V_G , until the I(V) characteristic becomes fully linear. The presence of a vertical segment in the I(V) characteristic is a signature of the device being in its superconducting state because the voltage drop V measured across the device remains equal to zero despite a non-null I flowing through the device [this holds true up to a maximum I which defines the device $I_{\mathcal{O}}$ Fig. 1(b)]. When the I(V) characteristic becomes linear upon the application of a certain V_G [see Fig. 1(c) for $V_G = \pm 40$ V], the device has a finite resistance (i.e., it has ohmic behavior), and it gets out of the superconducting state, meaning that its I_c is equal to 0.

In gated superconducting devices, the behavior just described has been also observed upon reversal of the $V_{\rm G}$ polarity (i.e., when an increasingly large negative $V_{\rm G}$ is applied), meaning that the $V_{\rm G}$ -induced suppression of $I_{\rm c}$ has a bipolar nature [Fig. 1(c)]. For this reason, to neglect the dependence of the $I_{\rm c}$ suppression on the $V_{\rm G}$ polarity, below we refer to $|V_{\rm G}|$ without specifying the sign of the applied $V_{\rm G}$.

The transition from a superconducting to a resistive state under an increasing $V_{\rm G}$ in gated superconducting devices is usually not sharp. This transition can be better visualized by determining, for each I(V) measured at a certain $V_{\rm G}$, the corresponding $I_{\rm c}$ [Fig. 1(c)] and then plotting the $I_{\rm c}$ vs $V_{\rm G}$ characteristic, as shown in Fig. 1(d). The $I_{\rm c}(V_{\rm G})$ curve shows that, as $V_{\rm G}$ is increased, $I_{\rm c}$ remains equal to its value measured at $V_{\rm G}=0$ ($I_{\rm c0}$), until $|V_{\rm G}|$ reaches a certain threshold, which we name here $V_{\rm G,onset}$. As $|V_{\rm G}|$ is further increased above $V_{\rm G,onset}$ $I_{\rm c}$ gets reduced progressively (other than abruptly) until it becomes zero at an even higher $|V_{\rm G}|$ value ($V_{\rm G,offset}$).

A gated superconducting device is therefore in a state with zero resistance (i.e., superconducting) with $I_{\rm c} \neq 0$ for $|V_{\rm G}| < V_{\rm G,offset}$ and in state with non-zero resistance (i.e., resistive) with $I_{\rm c} = 0$ for $|V_{\rm G}| > V_{\rm G,offset}$. This observation has been first interpreted in Ref. 12 as an effect of the *E*-field induced by the $V_{\rm G}$ applied to the gate separated from the nanowire. Nonetheless, since after this first study, 12 other explanations have been proposed for the gate-controlled supercurrent (GCS) observation, as discussed in Sec. III.

To associate each of the two states ($I_c \neq 0$ and $I_c = 0$) to a different voltage output ($V_{\rm out}$) level like in CMOS transistors, a load resistor ($R_{\rm L}$) can be connected to the output of the gated superconducting device, as shown in Fig. 1(e). When $|V_{\rm G}| < V_{\rm G,offset}$ a zero-voltage signal ($V_{\rm out}$) would be measured at the $R_{\rm L}$ terminals because the bias current ($I_{\rm bias}$), which always flows through the lowest resistance path, would flow through the superconducting channel of the device connected to ground, thus giving $V_{\rm out} = 0$ (OFF state). When a $|V_{\rm G}| > V_{\rm G,offset}$ is applied, the superconducting device gets in its resistive state and, if the normal-state resistance of the device ($R_{\rm N}$) is engineered to be much larger than $R_{\rm L}$, then $I_{\rm bias}$ would flow through $R_{\rm L}$ giving a non-zero $V_{\rm out}$ (ON state). $R_{\rm N}$ is the resistance measured across the superconducting device in a four-point measurement setup right before the onset of its

BOX 1. Basics of superconductivity and superconducting devices

Differently from normal conductors, where the electrical resistance gradually decreases until reaching a minimum non-zero value as temperature is reduced, superconductors (Ss) are materials where the electrical resistance vanishes, as they are cooled down below their characteristic *critical temperature* (T_c). In addition to zero resistance, the superconducting state is also characterized by other macroscopic properties like the Meissner–Ochsenfeld effect, which consists in the expulsion of a magnetic field from the S interior up to a certain threshold (*upper critical field*), above which superconductivity is eventually suppressed.

As a result of the vanishing resistance of a S below T_c , it is possible to inject a current through a S, which does not dissipate energy as Joule heating. Like for the magnetic field, also the dissipationless current (*supercurrent*) injected in S can be sustained by S only up to a threshold value known as *switching supercurrent* (in this work identified with the critical current and hence denoted as I_c). Above this current value, S turns again into a conventional dissipative conductor and its resistance becomes finite. The switching supercurrent I_c decreases in amplitude as temperature is increased, since superconductivity gets weaker with increasing temperature, until vanishing at T_c .

If the injected bias current is progressively lowered from a value above I_c meaning from a restive (dissipative) state, a S recovers its ability to support a supercurrent, although this can occur at a value of the bias current called *retrapping current* (I_r), which do not have to be always equal to I_c but can also be lower. Such hysteretic behavior stems from the Joule heating that is generated in S, after it is driven in the resistive state.

Superconductivity is a quantum phenomenon, which is microscopically described, at least in most Ss made of a single chemical element, by the Bardeen–Cooper–Schrieffer (BCS) theory. The BCS theory shows that, at sufficiently low temperatures, pairs of conduction electrons can correlate in space and time forming the so-called *Cooper pairs*. The length scale over which this correlation occurs in space, which can also be seen as the size of the Cooper pair, is known as superconducting coherence length ξ .

The formation of Cooper pairs is due to the presence of a net attractive potential, no matter how weak, stemming from the interaction of the electrons within the S material lattice. According to the BCS theory, superconductivity originates from the condensation of Cooper pairs into the same ground state. Excitations of Cooper pairs above the ground state, which are superpositions of negatively charged electrons and positively charged holes, are called Bogoliubov quasiparticles after Nikolay Bogoliubov. The minimum energy needed to excite a quasiparticle electron–hole couple from a Cooper pair in its ground state is the superconducting energy gap (Δ). Like the supercurrent, also Δ decreases as the temperature is increased and it vanishes at T_c . The presence of this gap is key toward enabling dissipationless transport.

Thanks to the *Josephson effect*, named after the physicist Brian Josephson who discovered it, a supercurrent can flow without any voltage applied not only in bulk Ss, but also in devices (*Josephson Junctions*, or JJs) consisting of two or more superconductors coupled by a *weak link*. Possible weak links include a thin insulating barrier (superconductor–insulator–superconductor or S-I-S JJ), a short normal metal bridge (S-N-S JJ), and a geometric constriction, with typical width of the order of few hundreds of nanometers where superconductivity is weakened (S-S'-S JJ). The latter type of weak link is also referred to as *Dayem Bridge*.

superconducting transition [or equivalently the inverse of the slope of the I(V) curve when I overcomes I_c and V becomes non-null; Fig. 1(b)].

Although the reversible suppression of I_c under an applied V_G —to which we refer hereafter as gate-controlled supercurrent (GCS)—paves the way for the development of the superconducting equivalent of CMOS logics, the physical mechanism underlying the GCS remains under debate. Understanding the physical mechanism responsible for the observation of a GCS is important from a basic science point of view. Furthermore, understanding the mechanism is also crucial to predict performance parameters such as speed, power consumption, and heat generation of future logic devices based on the GCS. Similarly, studying material properties and device parameters that allow to reproduce the GCS in a systematic way is a crucial step to control this phenomenon and to develop applications based on it.

After reviewing the main features of the GCS and the different mechanisms proposed to explain it along with the evidence in support of each of them, in this article we also discuss the main material and device parameters that mostly affect the GCS, based on the studies reported to date. Throughout the review, we also outline which studies can be carried out to better understand the microscopic nature of the GCS and highlight emerging research trends in the field of the GCS that are promising for future device-oriented applications. We also

discuss the open challenges that must be overcome to develop GCS-based superconducting logics with better performance than CMOS logics and than other commercially available superconducting logics like rapid single flux quantum logic. The impact of the GCS on emerging research areas like quantum computing is also briefly outlined.

II. REPRODUCIBILITY AND UNIVERSAL FEATURES OF THE GCS

Over the past 6 years since its first observation in Ref. 12, several research groups have reproduced the GCS using a variety of superconductors (Ss) and device geometries. The Ss in which a GCS has been observed include elemental metallic Ss like Al, $^{12-16}$ V, 17,18 Ti, $^{12,19-24}$ Nb, $^{23,25-30}$ Ta, 31 superconducting nitrides like TiN, 23,32 NbN 33 and NbTiN, 34 carbides like W-C, 35 and non-centrosymmetric Ss like Nb_{0.18}Re_{0.82} (NbRe). 36 In only two studies, 27,37 an enhancement other than a reduction in I_c under V_G application has been observed which, for one of these two cases, 27 occurs only for a specific temperature T range.

For completeness, we note that a GCS is a phenomenon commonly observed also in three-terminal S/semiconductor/S devices, where it emerges as result of a control of the charge carrier density in the semiconductor weak link via an applied $V_{\rm G}$. $^{38-42}$ Two-dimensional Ss also reveal a suppression of superconductivity under an applied $V_{\rm G}$.




FIG. 1. Phenomenology of gate-controlled supercurrent. Schematic of a superconducting Ti nanowire on SiO_2/Si with side-gate electrodes for gate voltage V_G application (a), with corresponding current vs voltage I(V) characteristic measured at $V_G = 0$ (b) and at a few other positive and negative V_G values indicated on top of each I(V) characteristic (c), for which a progressive reduction in the critical current I_C is observed as V_G is increased. (d) I_C vs V_G characteristics measured at different temperatures T_S (indicated next to each curve) showing that, independently on T_C is gets progressively reduced as I_C overcomes a certain threshold V_G onset, until it becomes fully suppressed at an even higher value ($V_{G,OffSec}$). (e) Possible circuit consisting of a gated superconducting device (represented with a colored symbol), with logic state defined by the voltage drop (V_{Out}) on a load resistor T_C one top of horizonal axis in panel (d). Panels from (a) to (d) are adapted with permission from De Simoni et aI, Nat. Nanotechnol. 13, 802–805 (2018). Copyright 2018 Springer Nature.

due to a modulation in their charge carrier density. 43,44 In this review article, however, we focus on gated devices made entirely of metallic Ss, which have high electron density and short Thomas–Fermi screening length. In these materials, the $V_{\rm G}$ -induced control of superconductivity based on the tuning of charge carrier density does not apply.

Since the metallic Ss investigated to date have different structural properties (e.g., different average grain size and degree of crystallinity) and different superconducting properties ranging from higher critical temperature (T_c) and shorter superconducting coherence length (ξ_S) for Ss like NbN to lower T_c and longer ξ_S for Ss like Al, it may be inferred that a GCS can be observed independently on the metallic S used in a gated superconducting device. Nonetheless, even when the same S material is used, the S growth and/or the device fabrication process can determine whether a GCS is observed or not, ³⁶ as well as affect the GCS device performance (e.g., the $V_{G, offset}$ of the device), as further discussed in Sec. IV A.

Figures 2(a)–2(d) also show that the GCS can be observed in devices with different geometries ranging from superconducting nanowires, 12,23,32 also with a core–shell structure 14,16,31 meaning made of a S core grown onto a semiconducting shell [Fig. 2(b)], to Dayem bridges (see Box 1) having widths (w_S) of few hundreds of nanometers, 15,17,19,21,25,26 to wider bridges with w_S of several hundreds of nanometers.

The experiments performed to date show that there exist several other experimental features that are quite reproducible across devices supporting a GCS, which can be therefore regarded as "universal signatures" of a GCS. As discussed in Sec. I, the GCS is mainly independent of the $V_{\rm G}$ polarity, meaning that the $I_{\rm c}$ suppression is approximately the same for a given $|V_{\rm G}| > V_{\rm G,offset}$ as also shown by $I_{\rm c}(V_{\rm G})$ characteristics at a certain $V_{\rm G}$ for opposite polarities in Figs. 1 and 2. This holds true for various device realizations and gate geometries including tip-shaped 15,17,21,26 or planar 16,19,22-24 side gates, back gates, 12,14 top gates, 27,28 and top gate with ionic liquid. However, small asymmetries of the order of a few percent in $V_{\rm G,offset}$ (at opposite $V_{\rm G}$ polarity) have been reported by several groups 14,17,22 [see also representative asymmetric $I_{\rm c}(V_{\rm G})$ curve in supplementary material Fig. 1]. Such small asymmetries become more pronounced when non-insulating substrates like Si are used, 32 although these effects are most likely due to an asymmetric response of the substrate dependent on $V_{\rm G}$ polarity (see also discussion below).

Another main feature of the GCS is its robustness against T and applied magnetic field (B), meaning that $V_{\rm G,offset}$ does usually not change as a function of T or B. $^{12,14,17,19,21-23,26-28,31,33,35,36,46}$ The T-independence of the GCS is evident from the $I_{\rm c}(V_{\rm G})$ curves measured as a function of T (for B=0) that are shown in Figs. 1(d) and 2(c). These $I_{\rm c}(V_{\rm G})$ curves show that, although $I_{\rm c0}$ gets reduced in amplitude as T approaches $T_{\rm c}$ due to the weakening of superconductivity, $V_{\rm G,offset}$ remains approximately the same independently on T. A similar behavior is also observed when the $I_{\rm c}(V_{\rm G})$ characteristics are measured as a function of B (at fixed T), for B approaching the upper critical field of the S (Box 1).




FIG. 2. Evidence for a GCS in different superconducting devices. Observation of the GCS in devices with different geometries including a bridge (a) and a nanowire (b) with device schematic shown in the left section of each panel, and critical current I_c vs applied gate voltage V_G , $I_c(V_G)$, and leakage current I_{leak} vs V_G , $I_{leak}(V_G)$, curves shown in the right section of each panel. Panel (a) is reproduced with permission from Ruf *et al.*, ACS Nano **18**, 20600 (2024). Copyright 2024 Authors, licensed under a Creative Commons Attribution (CC BY) license. Panel (b) is reproduced with permission from Elalaily *et al.*, Nano Lett. **21**, 9684–9690 (2021). Copyright 2021 Authors, licensed under a CC BY license. (c) GCS in an Al/Cu/Al JJ (left panel) and corresponding $I_c(V_G)$ curves measured at different temperature T (right panel). Reproduced with permission from De Simoni *et al.*, ACS Nano **13**, 7871–7876 (2019). Copyright 2019 American Chemical Society. (d) GCS devices inside an interferometer with a superconducting quantum interference device (SQUID) geometry (left panel) and corresponding voltage vs flux Φ (normalized to the flux quantum Φ₀), V(Φ/Φ₀), curve (right panel) measured under current bias exceeding the critical current I_c of the SQUID of 6 μ A (top curves) and at current bias of 3 μ A < I_c (bottom curves) for different applied V_G (applied to the right gate electrode of the interferometer), with V_G values labeled in the panel legend. Reproduced with permission from De Simoni *et al.*, ACS Appl. Electron. Mater. **3**, 3927–3935 (2021). Copyright 2021 Authors, licensed under a CC BY license.

The experiments performed to date also show that, upon $V_{\rm G}$ application, a finite leakage ($I_{\rm leak}$) current is always measured between the gate electrode and the electrical ground [to which one of the device terminals is also connected; Fig. 2(a)]. Although it is often difficult to quantify the exact amount of the $I_{\rm leak}$ that flows in the S constriction (other than along a different substrate path that does not involve the S constriction) and despite a large variation in the magnitude of $I_{\rm leak}$ has been reported across the devices made by different groups (see discussion in Sec. IV), $I_{\rm leak}$ is present in devices with a side-gate or top-gate geometry where a dielectric connects the gate electrode to the S constriction. For this reason, the presence of a non-null $I_{\rm leak}$ (independently on its magnitude) concurrent with a $V_{\rm G}$ application can be considered as another typical characteristic of the GCS.

Apart from the above features, which are common to all studies reported to date, there are several other features, which vary depending on the specific study considered, and which can be hence not considered as universal characteristics of the GCS.

Earlier studies, for example, suggested that a w_S of the same order of magnitude as ξ_S is needed for a GCS to be observed, which is the reason why side-gated devices consisting of narrow S constrictions (i.e., with w_S typically up to $\sim 200 \,\mathrm{nm}$) have been mostly studied. However, Ruf and coworkers have recently shown²⁹ that a GCS can also be observed in devices with $w_S \gg \xi_S$. In their study,²⁹ the authors have also not been able to define an upper limit for w_S or even to observe a progressive decrease in $V_{G,offset}$ as w_S gets larger. This observation is consistent with the earlier results of Ref. 12, where the authors have fabricated a series of electrodes placed at increasing distance over an elongated wire (parallel to the direction of the side gate) and found that the GCS vanishes over a length scale, which is not of the same order of magnitude as ξ_S but rather comparable to the London magnetic penetration depth $\lambda_{\rm L}$ (> 700 nm for Ti used as S in Ref. 12). For a S, λ_L defines the decay length of the exponential suppression that an applied electrostatic field experiences inside S, according to London theory.4

A small separation of the gate electrode from the S constriction ($d_{\rm gate}$) seems important for a GCS to be observed. Most of the experiments performed to date have been realized with $d_{\rm gate}$ < 100 nm, ^{15,17,23,24,26} although the GCS has been also observed in devices with much larger $d_{\rm gate}$. ³⁶ Also, it has been observed that parameters like $V_{\rm G,offset}$ do not get reduced as $d_{\rm gate}$ is reduced, even in the same device with two side gates placed at different $d_{\rm gate}$ from the S constriction. ³¹ Therefore, although statistically one can say that a smaller $d_{\rm gate}$ is preferrable for a GCS to be observed, this cannot be considered as a strict requirement and therefore as a feature universal to all devices showing a GCS.

The last feature of the GCS proposed by earlier studies is its independence on the substrate choice. 12 In these studies, it has indeed been shown that, once a certain device geometry and S material are fixed, the GCS can be observed on different types of insulating substrates (e.g., $\rm Al_2O_3$ and $\rm SiO_2$). Nonetheless, recent experiments 16,29 have clearly shown that the substrate can significantly affect the device performance because the applied $V_{\rm G}$ can induce stress in the substrate itself, which can in turn shift the $V_{\rm G, offset}$ of the device and its working point over time. 16,29

A list of the features typical of the GCS and discussed in this section is provided in Table I. This list can possibly serve also as a reference for future studies on the GCS, to help confirm that the observation of a GCS is in line with previous reports.

A. Integration of GCS devices into more complex device structures

The versality in the type of Ss and geometry of the devices supporting a GCS (Fig. 2) also suggests that GCS devices can be integrated into more complex superconducting devices and used as a knob to achieve tunability in their functionality.

To date, the GCS has been not only reproduced in S/N/S Josephson junctions (JJs), where $V_{\rm G}$ is applied to the N weak link to modulate the $I_{\rm c}$ of the JJ as shown in Fig. 2(c), 46,50 but also in more complex devices embedding a three-terminal GCS device into their layout such as superconducting resonators, 13,18,30 and interferometers with a superconducting quantum interference device (SQUID) geometry. 20,47

In the case of superconducting resonators, the integration of a GCS device as a $V_{\rm G}$ -tunable element results in the possibility of tuning the resonant frequency f_0 of the resonator under $V_{\rm G}$ application. This shift can be helpful to match the resonant frequency of other elements

TABLE I. List of experimental observations that are common to GCS devices.

Experimental observation	Typical of GCS
$I_{\rm c}$ suppression independent on $V_{\rm G}$ polarity	YES
$V_{G,offset}$ mainly independent on T and B	YES
Non-null I_{leak} present under applied V_{G}	YES
Substrate has little effects on $V_{G,offset}$ and	NO
other device parameters	
Small device width w_S	NO
(i.e., comparable to ξ_S) needed	
Small gate-to-channel separation $d_{ m gate}$	YES/NO
needed	(smaller usually better)

like, for example, superconducting qubits coupled to the resonator for their readout (see Sec. V). Nonetheless, in resonators embedding a GCS element, the shift in f_0 occurs alongside with a reduction in the quality factor Q, which corresponds to a decrease in the resonator performance. From a more technical point of view, this observation also suggests that the GCS device induces a change in the kinetic inductance of the resonator with the appearance of a real part in its impedance. ^{13,18} Y. Ryu and co-workers have suggested that the tuning of the f_0 of a superconducting resonator achieved with the insertion of a GCS device can be exploited with a tool to match f_0 to the frequency of excitations like phonons or magnons that are usually not tunable and/or difficult to exactly match due to possible imperfections occurring in the fabrication process of a resonator with a desired f_0 . ⁵¹

For SQUIDs, which are the devices most used for ultrasensitive magnetometry,⁵² the integration of a GCS device into a SQUID leads to a V_G -enabled tunability in the voltage vs flux, $V(\Phi)$, characteristic of the SQUID.47 This change is different, for example, compared to that obtained by injecting a current above the I_c of the SQUID. In the latter case, the SQUID operates in the fully dissipative regime and a nonnull voltage is developed at its terminal independently on Φ . The difference between the maximum and minimum of $V(\Phi)$, which is in turn related to the SQUID sensitivity, is fixed in this regime [Fig. 2(d); top]. When a V_G is instead applied and the I_c of the SQUID is reduced, it is possible to operate the SQUID in a regime where the maximum in $V(\Phi)$ is the same as in the resistive state, while the minimum in $V(\Phi)$ can be modulated (from zero to non-zero values) through V_G , meaning that the device can be still partially operated in the superconducting state (depending on V_G), where it has a different response to the external Φ [Fig. 2(d); bottom]. The integration of a GCS device in a SQUID therefore provides an additional knob, for example, when it is necessary to operate the SQUID over a wider Φ dynamic range, without reducing the overall change in voltage and in turn the SQUID sensitivity.4

III. PHYSICAL MECHANISMS PROPOSED FOR THE GCS

The microscopic mechanism underlying a GCS in devices based on a metallic S remains under debate. The various mechanisms suggested to date to explain the GCS are those illustrated in Fig. 3, which we categorize as follows:

- (1) emission of high-energy electrons through vacuum, relaxing into phonons and/or quasiparticles in the S, labeled in this review as "field emission"; 18,23,24,28,53
- (2) phonon-induced heating of the electronic system due to injection of charges into the substrate and/or into the S that can lead to an increase in the local bath temperature, in short referred to as "phonon heating"; 13,14,23,32,36
- (3) phase fluctuations in the S associated with an out-of-equilibrium state induced by phonons and/or high-energy electrons injected into the substrate and/or into the S, but without sizable heating of the electronic system, in short "phase fluctuations";^{14,16,29,31-33,50}
- (4) another effect driven by the electric field associated with the applied $V_{\rm G}$, henceforth called "direct field effect." 12,15,17,19–22,25–27,35,36,46,47

We note that the borders between some of the above categories are not easy to trace. Furthermore, the assignment of a given manuscript into one of these four main categories is not exclusive, since the authors in some cases do not specify a single scenario active in their




FIG. 3. Mechanisms proposed for the GCS. Illustration of physical mechanisms proposed to explain GCS based on band diagrams of gate (G) and superconductor (S) separated by an insulator under an applied $V_{\rm G}$ shifting their corresponding chemical potentials ($\mu_{\rm S}$ for S and $\mu_{\rm G}$ for G). The mechanisms include (a) tunneling across vacuum of high-energy electrons between G and S relaxing into phonons (wavy arrows) and/or quasiparticles (orange dots) in S, (b) phonon heating (red arrows) populating quasiparticle states in S, (c) phase fluctuations induced by phonons triggered by high-energy electrons flowing between G and S, and (d) *E*-field induced distortions of the superconducting phase like, for example, breaking of Cooper pairs (gray ellipses) into quasiparticles.

study, or the responsible mechanism was not yet identified at the publication date, or even several mechanisms may be at play simultaneously.

Scenario 1 explains the GCS as the result of the field emission⁵⁴ or direct tunneling of high-energy electrons from the gate electrode into the S nanoconstriction across vacuum (or vice versa for opposite $V_{\rm G}$ polarity). The hot electrons injected into the S would then relax as phonons or quasiparticles inside the S, thus heating up the electronic system and hereby leading to the GCS [Fig. 3(a)]. We note that in this scenario an $I_{\rm leak}$ tunnels across vacuum from the gate electrode into the S nanoconstriction.

The mechanisms proposed under scenarios 2 and 3 are also both triggered by $I_{\rm leak}$. However, these are not related to vacuum tunneling, but rather to charge carriers that propagate via the substrate and thereby lose energy and excite phonons [Figs. 3(b) and 3(c)]. The energy of the leaking charge carriers when they arrive at the S would hence be smaller on average than in scenario 1, and the phonons would be mostly created inside the substrate.

In the case of scenario 2, the electronic system of the S would again be heated up because it is in contact with the warmer phonon bath, resulting in a non-equilibrium occupation of the quasiparticle system that can be described by an increased electronic temperature. According to scenario 3 instead, the superconducting condensate would be disturbed and brought into a non-equilibrium state, where the quasiparticle distribution cannot be described with an effective temperature matching that of the bath temperature.

The difference between scenarios 1 and 2 is subtle, since scenario 1 can also include heating by phonons. However, since the energy of the charge carriers is different and the position of their decay and heat release is different, also the phenomenology related to each of these scenarios is different. Since the spatial position of charge carrier relaxation in the two scenarios is different, a way to distinguish between scenarios 1 and 2 is by the V_G polarity dependence of the I_c suppression. While in scenario 1 an asymmetric suppression is expected, scenario 2 should give rise to a symmetric suppression. Also, the distinction between scenario 2 and 3 is often not easy to make and might just be quantitative. Experiments on devices supporting scenario 3 (see below) clearly show a GCS, but no substantial increase in the electronic T, despite showing similar parameters (I_c , $V_{G,offset}$) to those measured for devices categorized under scenario 2. Because of these subtle differences, scenarios from 1 to 3 are often referred to collectively as "leakage effects."

In contrast to the first three scenarios, scenario 4 assumes an electrostatic field effect, which can induce a GCS even in the absence of charge transfer between the S and the gate [Fig. 3(d)], i.e., without $I_{\rm leak}$. Proving this scenario experimentally requires at first place ruling out scenarios 1–3, i.e., increasing the gate isolation so that the impact of $I_{\rm lesk}$ can be excluded. Strictly speaking, this task cannot be fulfilled, as long as scenarios 1–3 and the $I_{\rm leak}$ level required for them to be at play are not clear, since there will always be a non-vanishing $I_{\rm leak}$ associated with $V_{\rm G}$, unless the resistance between the gate and the S channel increases to an unphysically infinite value.

One important message of this review is that none of these four scenarios covers the multitude of the reported phenomena. Instead, the dominating mechanism varies across experiments. In particular, we will explain that, although the majority of the experiments reported by different groups other than by single groups might fall into scenarios 2 and 3, neither scenario 1 nor scenario 4 can be fully ruled out to be at the origin of the individual experimental findings reported to date.

In Table II, we have listed the studies on the GCS reported to date with the corresponding parameters (specified below) and grouped them according to the scenario proposed to explain the GCS observation, using differently colored boxes to identify each mechanism. The boxes overlap for those studies where more than a single mechanism can be identified or where the mechanism cannot be clearly identified. Evidence for a specific mechanism often stems from specific measurements, which have not been reproduced by other groups. For each study in Table II, we list the material parameters (i.e., type of S and substrate), the main steps of the fabrication process used, and other parameters measured by characterizing the device for the GCS (i.e., $V_{G,\text{onset}}$, $V_{G,\text{offset}}$, and the corresponding I_{leak} at these two V_{G} values), d_{gate} and the gate type, the ratio between the power dissipated by the gate at $V_{G,offset}$ (i.e., $P_{G,offset}$) and the power dissipated by the device when in the normal state P_N . The relevance of these parameters is discussed in more details in Sec. IV.

15 November 2024 09:22:50

Applied Physics Reviews

TABLE II. Experimental parameters of studies on the GCS grouped based on the physical mechanism proposed. Studies where the possible mechanism is specified by the authors are listed in a single shaded colored box, whereas studies for which the mechanism at place is not exactly specified are listed within more than one box. For parameters depending on temperature, the values reported are those measured at the base temperature of the setup (typically between 5 and ~110 mK), unless otherwise specified (see more detailed table in the supplementary material).

Proposed mechanism	S type, thickness (nm) and geometry	Substrate	Fab. process	$V_{ m G,onset}$ (Volts)	$V_{G,offset}$ (Volts)	$I_{ m leak}$ @ $V_{ m G,onset}$ $({ m pA})$	$I_{ m leak}$ @ $V_{ m G,offset}$ $({ m pA})$	$d_{ m Gate}$ (nm), type	$P_{ m G,offset}/P_{ m N}$	Ref.
	V(30) bridge in resonator	SiO ₂ /Si	EBL, Cl ₂ , dry etching	> 25	n/a	~10	n/a	\sim 100 (pointy, on 2 sides)	n/a	18
	Ti (30) nanowire	SiO ₂ /Si	EBL, evap., lift off	~ 27	~37	~70	\sim 98	\sim 70 (round, 2 on same side)	1.84×10^{2}	24
	TiN (20) nanowire	Si	EBL, HBr etching	2.6	5.5	~ 0.67	\sim 1.37 \times 10 2	> 80 (narrow flat, on 2 sides)	2.27×10^{-4}	
Field	TiN (20) nanowire	Si	EBL, HBr etching	1.9 ÷ 2.3	~ 3.3	$0.5 \div 0.6$	$(0.7 \div 4.4) \times 10^2$	80, 160 (wide flat, on 2 sides)	n/a	_ 22
emission	Nb (13.5) nanowire	Si	EBL, Ar/Cl ₂ etching	2.4	4.2	~ 6.21	8.32×10^{3}	80 (flat, on 2 sides)	1.5×10^{-3}	- 23
	Ti (30) nanowire	Si	EBL, evap., lift off	1.0	2.6	~ 0.2	~26.6	80 (flat, on 2 sides)	8.9×10^{-2}	
	Au(3 – 5)/Nb(3 – 5) with scanning tunneling micro- scope (STM) setup	Si/SiO ₂	EBL, etching, evap.	n/a	n/a	Varying (equal to injected tunneling current)		n/a (STM tip- to-sample gap)	n/a	53
	Al (30) strip in Nb resonator	Si	EBL, evap., lift off	n/a	n/a		< 10 ⁵ for le effects	\sim 80 (flat, 3 on 1 side)	n/a	13
Phonon heating	Al (20)/InAs nanowire	hBN/SiO ₂	EBL, evap., lift off	14.1	20.8	\sim 74.2	~ 388	\sim 20 (back gate)	16.4	14
	Au(2)/Nb(10) (bridge) w/ Nb/ hBN top gate	Al_2O_3	EBL, sputt., lift off, hBN transfer	1.02	2.35	\sim 4.6 \times 10 4	\sim 6.7 \times 10 5	Nb/hBN (6) (top gate)	5.3×10^{-3}	28
	NbRe (20) Dayem bridge	Al ₂ O ₃	EBL, Ar/Cl ₂ etching	~41	65.7	~ 530	\sim 6.6 \times 10 ³	\sim 291 (pointy, on 1 side)	4.05	36

Applied Physics Reviews

TABLE II. (Continued.)

Proposed mechanism	S type, thickness (nm) and geometry	Substrate	Fab. process	$V_{ m G,onset}$ (Volts)	$V_{G,offset}$ (Volts)	$I_{ m leak}$ @ $V_{ m G,onset}$ $({ m pA})$	$I_{ m leak} @ \ V_{ m G,offset} \ (m pA)$	$d_{ m Gate}$ (nm), type	$P_{ m G,offset}/P_{ m N}$	Ref.
	TiN (20) nanowire	Si	EBL, HBr etching	3.9 ÷ 5.6	6.1 ÷ 7.4	0.4 ÷ 9.4	$(0.1 \div 16) \times 10^3$	80 (1 flat, 1 side) and 10 ³ (2 flat, 1 side)	$2.05 \times 10^{-4} \div 3.3 \times 10^{-2}$. 32
	Ta (20) /InAs nanowire	SiO ₂ /Si	EBL, evap., lift off	5.1 ÷ 6.3	11.4 ÷ 13.9	2 ÷ 25	$(0.2 \div 2.2) \times 10^2$	65, 115 (2 opposite sides)	$3.49 \times 10^{-1} \div 2.37$	31
Phase	Al/Cu(45)/Al junction	SiO ₂ /Si	EBL, evap., lift off	~ 5.6	n/a	$\sim 1.2 \times 10^{-2}$	\sim 2.9 @10 V	\sim 50 (wide, T-shape, one side)	n/a	50
fluctuations	Al (20)/InAs nanowire	SiO ₂ /Si	EBL, evap., lift	4.43	6.25	275	3.8×10^3	50, 70 (2 flat, on opposite sides)	7.36	16
	NbN (6) nanowire	Si	Sputt., EBL, etching	~1.67	4.2	n/a	14.8×10^{3}	100 ÷ 300 (several types)	n/a	33
	Nb (27) bridge	SiO ₂ /Si	EBL, sputter., lift off	$0.85 \div 28.5$	1.6 ÷ 37	$(0.07 \div 1.4) \times 10^3$	$(0.9 \div 25.3) \times 10^3$	50 ÷ 100 (one, on 1 side)	$5.92 \times 10^{-4} \div 1.03$	29
	Ti (30) nanowires	SiO ₂ /Si, Al ₂ O ₃	EBL, evap., lift off	16.6 ÷ 26.2	26 ÷ 53	0.004 ÷ 21	$0.006 \div 41$	< 100 (flat, on 2 sides)	$4.9 \times 10^{-5} \div 3.0 \times 10^{-2}$	12
	Al (11) nanowire	SiO ₂ /Si (doped)	EBL, evap., lift	~ 38	n/a	not re	eported	300 (back gate)	n/a	12
	Al/Cu (30)/Al junction	SiO ₂ /Si	EBL, evap., lift off	37 ÷ 43	n/a	~ 22	n/a	< 100 (flat, on 1 side)	n/a	47
Direct E effect	Ti (30) Dayem bridge	SiO ₂ /Si	EBL, evap., lift off	~17	~ 28	not re	eported	80 ÷ 120 (round, on 2 sides)	n/a	19
	Ti (30) interferometer	SiO ₂ /Si	EBL, evap., lift	$8.9 \div 40.6$	n/a	\sim 10.6 (for 1 gate)	n/a	30 ÷ 50 (pointy, 2 same side)	n/a	20
	Nb (40) Dayem bridge	Al_2O_3	EBL, evap., lift off	~13	\sim 44	~ 0.8	> 30	70 (pointy, on 1 side)	4.6×10^{-2}	26
	V (60) Dayem bridge	SiO ₂ /Si	EBL, evap., lift off	~5	~8	not re	eported	70 (pointy, on 1 side)	n/a	17
	Ti (30) Dayem bridge	Al_2O_3	EBL, evap., lift off	~12.7	~ 34.3	2.94	11.3	80 (pointy, on 1 side)	1.89×10^{-2}	21

Applied Physics Reviews

TABLE II. (Continued.)

Proposed mechanism	S type, thickness (nm) and geometry	Substrate	Fab. process	$V_{ m G,onset} \ m (Volts)$	$V_{G,offset}$ (Volts)	$I_{ m leak}$ @ $V_{ m G,onset}$ $({ m pA})$	$I_{ m leak}$ @ $V_{ m G,offset}$ $({ m pA})$	d_{Gate} (nm), type	$P_{ m G,offset}/$ $P_{ m N}$	Ref.
	Ti (70) nanowire (suspended)	n/a	3 EBL steps, evap.	~11.0	~17.5	1	1.7	40 (flat, on 2 sides)	3.67	22
	Al (14) Dayem bridge	Al_2O_3	EBL, evap., lift off	~13.8	~ 22.7	n/a	< 70	30 (pointy, on 1 side)	3.8×10^{-1}	15
	Al/Cu(30)/Al interferometer	SiO ₂ /Si	EBL, evap., lift off	14 ÷ 46	n/a	< 1	n/a	$45 \div 60$ (round, 2 same side)	n/a	47
	Nb (50) Dayem bridge	Al_2O_3	EBL, sputter., lift off or sput- ter., EBL, etching	> 1 for lift off > 5 for etched	n/a	n/a	n/a	\sim 1 $ imes$ 10 5 (to gate electrode) Ionic liquid gating	n/a	25
	W-C (45) nanowire	SiO ₂ /Si	EBL, evap. FIB	~1.5	~3	n/a	n/a	200 (flat, on 2 sides)	n/a	35
	NbRe (20) Dayem bridge	Al_2O_3	EBL, Ar/Cl ₂ etching	~ 30 ÷ 41	~53.7 ÷ 62	$ \sim 2 \times 10^2 \div 2.3 \times 10^3 $	$\sim 2.8 \times 10^3 \div 2.3 \times 10^4$	\sim 312 \div 321 (pointy, on 1 side)	$0.64 \div 7.46$	36
	3D Nb (12) Dayem bridge	SiO ₂ /Si	EBL steps w/ sputter. and lift off	15.3 ÷ 36.6	22.0 ÷ 53	n/a	$\sim 10^2$ (for gate at 130 nm)	$\sim 130 \div 165$ (top gate w/ SiO_2)	$\sim 1.78 \times 10^{-1}$	¹ 27
Increase in I_c under V_G	NbN (7–10) nano- wire	SiO ₂ /Si	Sputter., EBL, Ar ⁺ milling	n/a	n/a	< 10 ³ (u ₂	p to 80 V)	300 (back gate)	SiO ₂ /Si n/a	37

For the experimental device parameters, we have also adopted common criteria to extract them identically from all studies (see Fig. S1 in the supplementary material). A more detailed table with additional details on the device geometry (i.e., channel length and width), other experimental parameters (e.g., $I_{c0}R_N$ product), and comments on the main findings from the authors is also reported in the supplementary material.

A. Tunneling of high-energy electrons through vacuum (field emission)

Field emission (i.e., scenario 1) has been suggested by Alegria and coworkers based on measurements of the superconducting density of states (DoS) of a S nanoconstriction (made of Ti) under an applied V_G . To probe the DoS of a S using a tunneling device, it is necessary to fabricate a tunnel junction on top of the S of interest, which consists of an insulating layer with a N or S electrode on top of it. In the case of Ref. 24, the authors have used AlO_x as insulator with an Al (S) electrode on top, to fabricate the tunnel device on the Ti nanoconstriction [Fig. 4(a)].

The reason for choosing tunneling spectroscopy in Ref. 24 to study the mechanism underlying the GCS is due to the fact that tunneling spectroscopy is a well-established technique to study how different effects such as proximity effects with a different material coupled to a S (e.g., a magnetic material) or phonons—the latter can be relevant as already discussed in GCS devices—affect superconductivity inside the S material. All these effects in fact lead to changes in the non-linear DoS of the S, which is proportional to the differential conductance $g_{TJ} = dI_{TJ}/dV_{\rm bias}$, where I_{TJ} is the current measured through the tunnel junction, while $V_{\rm bias}$ is the bias voltage applied between the tunnel probe and the S layer.

By probing the DoS by spectroscopy with a tunneling device, in Ref. 24, the authors have shown that the DoS broadens as $V_{\rm G}$ is increased [Fig. 4(b)]. This effect is ascribed to the tunneling of quasiparticles with very high energy ($\sim\!eV_{\rm G}\gg\Delta$, Δ being the superconducting gap energy) into the S, which emit phonons that can excite further quasiparticles until the phonons escape. ⁵⁶ We note that a similar broadening could also arise in scenario 2, although this was not considered at the time of the study in Ref. 24.

In another experiment performed by Jalabert and co-workers, 53 a scanning tunneling microscope (STM) setup has been used to study the GCS in a Nb nanowire [Fig. 4(c)]. Although a STM can be used to




FIG. 4. Experimental evidence for tunneling of high-energy electrons. Tunneling device consisting of an Al/AlO_x probe fabricated on top of a Ti nanowire with lateral gate electrodes to study the evolution of the superconducting density of states (DoS) under an applied $V_{\rm G}$ (a) and corresponding density of states determined from differential conductance $g_{\rm TJ}$ measured as a function of the bias voltage $V_{\rm bias}$ applied between the probe and the Ti nanowire (b). Reproduced with permission from Alegria et al., Nat. Nanotechnol. **16**, 404–408 (2021). Copyright 2021 Springer Nature. Scanning tunneling microscope setup used to inject a tunnel current $I_{\rm t}$ (at fixed bias voltage $V_{\rm b}$) into a superconducting device (gray area) and determine its effect on the superconducting critical current $I_{\rm c}$ (measured with a four-probe setup) (c) and dependence of $I_{\rm c}$ on $V_{\rm b}$ and on injected power $I_{\rm t}V_{\rm b}$ (d) for the device shown in (c). Reproduced with permission from Jalabert et al., Nat. Phys. **19**, 956–960 (2023). Copyright 2023 Springer Nature.

measure the tunneling DoS like in Ref. 24 but on a more local scale, in this study,⁵³ the STM has not used to probe the DoS, but rather as a tool to inject quasiparticles directly from the STM tip into the underlying Nb (S) nanowire across vacuum. The motivation of the authors is that, since no solid-state tunnel junction or dielectric substrate is present in their setup, any contributions to the GCS coming from charges or photons usually excited in these materials can be excluded. As a result, the authors argue that GCS effect, which they manage to reproduce, can be only due the injection of high-energy electron from the STM tip into the Nb nanowire across vacuum. The measurements reported in Ref. 53 also show that, when the energy of the quasiparticles injected e V_G is larger than the S gap energy Δ , the I_c suppression scales with the injected power—which is given by the product of the injected tunneling current I_t and the bias voltage V_b applied between the STM tip and the S nanowire [Fig. 4(d)]. Also, the authors find that I_c is almost unaffected by the injection rate of quasiparticles, which is interpreted as a signature of the quasiparticle relaxation occurring in the first tens of picoseconds after their injection. Within these tens of picoseconds, the injected quasiparticles would relax into phonons. The as-generated phonons would in turn break many Cooper pairs and generate other quasiparticles that eventually thermalize through inelastic electron-phonon and electron-electron interaction.

Other groups, however, give arguments against field emission as the dominating mechanism in their experiments. In some studies, ¹⁴, for example, the authors note that field emission is inconsistent with the symmetric nature of the $I_c(V_G)$ characteristics, which is observed in most GCS devices (see Sec. II). According to this argument, in case field emission was responsible for the GCS, the $I_c(V_G)$ curves should be asymmetric, especially when $V_{\rm G}$ is applied with a single electrode placed only on one side of the S nanoconstriction. As argued in Ref. 14, this is because, while hot electrons tunneling from the gate into the S relax then in S inducing a large number of quasiparticles (and hence a significant heat load), hot electrons pulled from the S into the gate (for opposite $V_{\rm G}$) heat the metal block of the gate electrode, which should in turn have a much smaller effect on S (separated by the gate through the insulator). Finite element simulations reported in Ref. 22 also show that the $I_c(V_G)$ characteristics cannot be symmetric in the case of field emission, if the device has an asymmetric geometry (i.e., the gate is only placed on one side of the nanoconstriction).

A second argument reported against field emission is based on measurements of switching current distributions (SCDs) reported in Ref. 31. For a superconducting device under I_{bias} , measuring the statistics of the current (I_c) required to switch from the device from a superconducting state (zero-voltage state) to a state of finite voltage is a very informative type of measurement. For a Josephson tunnel device, for example, the dynamics of the transition between the two states is equivalent to the process of escape of a particle from a potential well (tilted washboard potential) to a state where it runs down the potential.^{57,58} At high temperature, the process is dominated by thermal activation through the barrier,⁵⁹ while at low temperature it is dominated by quantum tunneling through the barrier. 60 The measurement of the SCD in these devices provides information about the escape of the phase inside the junction and whether the dynamics of this phase escape is dominated by thermal activation or by quantum mechanical tunneling.6

In Ref. 31, like in other similar studies of the SCD in superconducting devices, the measurement of the SCD is done by biasing the

device with a certain current I that is ramped at a constant rate, to then measure the current value at which the device switches to a finite voltage state. The process is repeated multiple times, to accumulate many measurements of the switching current and generate a histogram of the probability of switching at a certain I. According to the authors of Ref. 31 field emission should in principle yield SCDs (and also average switching current $\langle I_c \rangle$, if this is the only parameter measured) that are asymmetric not only when measured at the same $V_{\rm G}$ with opposite polarities, but also when measured at the same power dissipated by the gate $P_G = V_G I_{leak}$ at opposite V_G polarities. As explained already above, if the S nanoconstriction is grounded and V_G is measured with respect to ground, for a negative $V_{\rm G}$, high-energy electrons are injected from the gate into the S and hence heat the S, while, for opposite (positive) $V_{\rm G}$ polarity, high-energy electrons are injected from the S into the gate and heat the gate. Under these assumptions, a stronger suppression of superconductivity should be observed, at fixed P_G , when V_G is negative. Nonetheless, the SCDs reported in Ref. 31 are symmetric when measured at the same P_G for opposite V_G polarities, which is argued to be inconsistent with field emission. It is important to note that the evidence against field emission given in Refs. 14, 22, and 31 does not exclude that this mechanism exists and would be the dominating one as reported in Refs. 18, 23, 24, and 53.

B. Heating due to phonons excited in the substrate (phonon heating)

Scenario 2, meaning phonon-mediated heating by charge carriers that leak through the substrate, clearly triggers a GCS and a rise in the sample T, which can be measured concurrently with the application of V_G like in Ref. 13. The main difference between reports falling under these scenarios compared to scenario 1 or 3, for example, is that the injection of an I_{bias} (simulating the effect of I_{leak}), without an applied V_G , between the gate and the S nanoconstriction produces features that are identical to those that are measured just when increasing the sample T. For example, Catto and coworkers 13 have observed that, by recording the quality factor Q and resonant frequency f_0 of their resonators for increasing I_{leak} between the gate and an Al strip, they can reproduce the same Q and f_0 obtained by increasing the sample T [Fig. 5(a)]. As a result, the authors conclude that the observed shift in f_0 and Q is not due to any direct field effect (scenario 4).

In general, like in Ref. 13, a good approach to understand whether scenario 2 is that mostly at play in a specific experiment consists in tracking how a certain parameter related to the GCS (i.e., to the suppression of $I_{\rm c}$) evolves for increasing $V_{\rm G}$ (this in turn corresponds to an increasing $I_{\rm leak}$), and to then compare the evolution of the same parameter with that observed by increasing the device T up to the critical temperature $T_{\rm c}$ of the device at $V_{\rm G}=0$. If the two trends are similar, scenario 2 is most likely the dominant mechanism toward the GCS.

Another experimental signature typically observed for devices falling under scenario 2 is a systematic shift of device parameters (>10%) like $V_{\rm G,onset}$ or $V_{\rm G,offset}$ occurring as the T of the sample is increased. This shift has been measured in particular for devices falling under scenario 2, which are made on non-insulating substrates like Si, 23 as shown in Fig. 5(d). However, the same behavior has been observed also in other devices, where the gate has poor electrical decoupling (i.e., the gate-to-channel resistance is of hundreds of k Ω or less) from the S nanoconstriction like for one the devices in Ref. 36, or in devices where lab-grown SiO₂ has been used as dielectric to separate




FIG. 5. Experimental evidence for phonon heating. Schematic of a co-planar waveguide resonator made of Nb (purple area) with an Al structure (orange area) used to connect the resonator to the ground plane and to study its response (a) and corresponding quality factor Q vs resonant frequency f_0 measured at base T for different values of the injected current I_{leak} (blue markers) from 0 to 0.35 μA and at different temperatures as indicated by the colors in the legend (b). The data show that the dependence of Q on f_0 for increasing I_{leak} is like that measured for increasing T. Reproduced with permission from Catto *et al.*, Sci. Rep. **12**, 6822 (2022). Copyright 2022 Authors, licensed under a CC BY license. Colored scanning electron microscope image of a gated TiN nanowire on Si substrate (c) and corresponding critical current I_c vs gate voltage V_G curves measured at different T_S marked in the legend (d). Except for the $I_c(V_G)$ curve measured at $T_S = T_S$ of the $T_S = T_S$ increased. Reproduced with permission from Ritter *et al.*, Nat. Commun. **12**, 1266 (2021). Copyright 2021 Authors, licensed under a CC BY license.

the gate from the S channel in a top-gate geometry. If the GCS is due to $I_{\rm leak}$ -induced heating (scenario 2), it is in fact reasonable to expect that, as the sample T gets closer to $T_{\rm c}$ and superconductivity gets weaker, $I_{\rm c}$ can be suppressed with a smaller $I_{\rm leak}$ and hence with a lower $V_{\rm Goffset}$ -

In other devices made on commercial insulating substrates (possibly with lower density of pinholes) and with good electrical decoupling between gate and S nanoconstriction, scenario 2 has been ruled out, as explained above, by comparing the evolution of SCDs under an applied $V_{\rm G}$ with that measured for increasing T at $V_{\rm G}=0$. In these studies, 21,31,50 it has been shown that the $V_{\rm G}$ application results in much broader SCDs than those measured while increasing the sample T (for the same $I_{\rm c}$ suppression). For these reasons, a mechanism different from $I_{\rm leak}$ -induced heating (scenario 2) has been proposed, although phonons are still at play.

To exclude Joule heating related to $I_{\rm leak}$ as an explanation for the GCS also in devices reported in other studies, we have also calculated the ratio between the power dissipated by the gate ($P_{\rm G}$) at full suppression, $P_{\rm G,offset} = V_{\rm G,offset}$ $I_{\rm leak}$) with the power $P_{\rm N} = R_{\rm N} \ I_{\rm c0}^{-2}$ that the device dissipates when it switches to the resistive state, for all the studies where these parameters are available. The obtained $P_{\rm G}$ values shown in Table II suggest that, with a few exceptions, $^{14,16,22,24}_{\rm G,offset}$ is usually much smaller than $P_{\rm N}$, from which one can infer that the contribution from Joule heating may be minimal.

We also note that most of the devices studied to date have hysteretic current-voltage characteristics [see Fig. 1(b)], meaning that the

transition from the superconducting to the normal state occurs at a higher absolute current (the critical current I_c) than the reverse transition from the normal back to the superconducting state, which happens at the smaller so-called retrapping current (I_r) . This means that, for current amplitudes between I_r and I_o , the system is in a metastable state. It could be therefore argued that I_r at $V_G = 0$ (I_{r0}), other than I_{c0} should be considered when estimating P_N , which would result in a higher $P_{G,offset}/P_N$ ratio. Unfortunately, however, I_{r0} values are not systematically provided. For those works where the I_{r0} values have been reported, we observe a large variation in the ratio of $P_{G,offset}$ to $R_N I_{r0}^2$ across devices, independently on the scenario suggested by the authors. In particular, there are certain studies, mostly supporting scenarios 3 and 4, where $P_{G,offset}$ is smaller than $R_N I_{r0}^{2,12,28,32}$ and studies where scenarios from 1 to 4 have been suggested, where $P_{G,offset}$ is either of the same order but larger^{21,23,26,32} or a few order of magnitudes larger than $R_{\rm N} I_{\rm ro}^{2.14,15,22,31}$ These considerations suggest that, even in devices where relatively low I_{leak} is measured at $V_{G,offset}$ (of few pA), it cannot be fully excluded that I_{leak} -induced Joule heating still plays a role.

C. Out-of-equilibrium state due to high-energy electrons and/or phonons excited in the substrate (phase fluctuations)

Phase fluctuations (scenario 3) are supported by other studies 29,31,50 where, even in the presence of a small $I_{\rm leak}$ and without

substantial increase in the bath T, the authors show that high-energy electrons in I_{leak} can activate phonons in the substrate and bring the S into an out-of-equilibrium state.

In Ref. 50, for example, Basset and co-authors show that even a small $I_{\rm leak}$ of \sim 10 fA at $V_{\rm G} \sim V_{\rm G,onset}$ triggers phase fluctuations in the S constriction driving it into its resistive state. In their device, which consists of an Al/Cu/Al JJ where $V_{\rm G}$ is applied to the proximitized (superconducting) Cu weak link, the authors also fabricate a tunnel probe [see Fig. 6(a)] to measure the DoS while applying a $V_{\rm G}$ [in analogy with the device in Fig. 4(a)]. The quasiparticle excitation spectrum probed by tunneling spectroscopy shows no traces of heating, ⁵⁰ and the fluctuations in $I_{\rm C}$ are larger than those caused by a T increase in the thermal bath $^{31,50}_{\rm C}$ —which rules out phonon-mediated heating according to the authors.

In the same study, 50 the switching dynamics of the junction is also characterized, while varying different parameter including the bath T, the current injected from the tunnel contact into the Cu weak link $(I_{\rm inj})$ and the applied $V_{\rm G}$. The SCDs measured at low $I_{\rm inj}$

(corresponding to an E across the tunnel barrier $< 20 \,\mathrm{meV}$), which correspond to low-energy quasiparticles injected in the Cu weak link, are similar to those measured under increasing T [see Fig. 6(c)]. By contrast, however, the SCDs measured at a certain $V_{\rm G}$ are much broader than that measured at a given T or $I_{\rm inj}$, for the same reduction in the mean switching current (i.e., mean I_c value of the SCD), as shown in Fig. 6(c). The analysis carried out in Ref. 50 also shows that the histograms of the SCDs cannot be fitted, as V_G is increased, by using an expression that only considers thermally activated phase slips, 62 but an additional term is necessary to properly fit the $V_{\rm G}$ dependent SCDs. This additional term considers the effect of highenergy electrons leaking from the gate electrode, which are modeled by a Poisson distribution of temperature spikes occurring over time. The spikes are responsible for the broadening of the SCDs measured at increasing V_G and induce phase fluctuations that may not necessarily switch the junction to the normal state. If the spikes overlap in time, then a global overheating can take place. The authors also argue that, in their experiment, high-energy electrons (associated




FIG. 6. Evidence for phase fluctuations. (a) Colored scanning electron microscope (SEM) image of a JJ consisting of two AI (S) electrodes separated by a Cu (N) weak link, with side gate (G) electrode and tunnel junction (TJ) probe of Al/AlO_x. (b) Critical current (bottom axis) I_c and leakage current I_{leak} (top axis) vs applied gate voltage (V_G) for the device in (a). (c) Switching current distributions (SCDs) for the device in (a) measured at different V_G (yellow curves), tunnel injection current (blue curves) and temperature (red curves). The fits to the SCDs are plotted with solid lines, while raw data with symbols. Panels from (a) to (c) are adapted with permission from Basset *et al.*, Phys. Rev. Res. 3, 043169 (2021). Copyright 2021 Authors, licensed under a CC BY licenses. Colored SEM image of a core–shell superconducting nanowire consisting of a Ta shell (on InAs core) with two gates (d), and corresponding $I_G(V_G)$ curves measured with V_G applied to each gate in (e). (f) SCDs measured for the device in (d) at different V_G values (left panel) and different power dissipated by the gate $P_G = V_G \cdot I_{leak}$ (right panel) with opposite polarity of V_G (in both panels, curves for positive (negative) V_G are shown in red (blue); V_G and P_G values are indicated next to each curve in the left and right panel, respectively). Panels from (d) to (f) are adapted with permission from Elalaily *et al.*, ACS Nano 17, 5528–5535 (2023). Copyright 2023 Authors, licensed under a CC BY license. Set I_G

with the $V_{\rm G}$ -induced $I_{\rm leak}$) may flow either through the substrate or via surface states.

In Ref. 31, which also supports scenario 3, Elalaily *et al.* find that the SCDs measured at different $V_{\rm G}$ are better matched (i.e., they have mean values closer to each other) when compared by the same amount of power $P_{\rm G}$ dissipated by the gate (at opposite $V_{\rm G}$ polarity) other than when compared by the same $V_{\rm G}$ value (at opposite polarity), as shown in Fig. 6(f). We note here that $P_{\rm G}$ is defined as the product of $V_{\rm G}$ times the $I_{\rm leak}$ measured at the same applied $V_{\rm G}$ (i.e., $P_{\rm G} = V_{\rm G} \cdot I_{\rm leak}|_{V_{\rm G}}$).

According to the authors of Ref. 31, the dependence of the SCDs on $P_{\rm G}$ and $V_{\rm G}$ described above does not only show that the power dissipated by the gate P_G (and hence I_{leak} -induced phonons) plays a crucial role toward the GCS, but it also provides evidence against a direct field effect (scenario 4), for which the SCDs measured at the same V_G but with opposite polarity should be identical. Also, the SCDs measured at the same P_G , but with opposite V_G , have slightly different mean values of I_c [Fig. 6(f); right panel] with a dependence opposite to that expected for field emission (scenario 1). The reason behind this argument is that, for negative V_G, high-energy electrons would tunnel from the gate into the S nanowire [since V_G is applied between the gate and the S device, which is connected to the electrical ground; see bottom-left corner of Fig. 6(d)]. Once they land in the S nanowire, the electrons release their energy herein through relaxation. For positive V_G instead, according to the device schematic in Fig. 6(d), the electrons would tunnel from the S nanowire into the gate electrode, where they would also release their energy through relaxation. By comparing the two scenarios, one would except that the high-energy electrons emitted for negative V_G should have a stronger impact on the suppression of superconductivity in the S nanowire, meaning that the SCD measured at negative V_G (for a fixed P_G dissipated by the gate) should have a lower mean value compared to the SCD measured at the same $P_{\rm G}$ but for negative V_G . This is, however, exactly the opposite to what the authors of Ref. 31 have found, as shown by the data in Fig. 6(f). For this reason, scenario 1 is excluded as possible mechanism behind the GCS in the devices reported in this study.³

In the same study, ³¹ the authors also report that $V_{\rm G,onset}$ and $V_{\rm G,offset}$ change between cooldowns and that their values do not scale with the gate-to-channel distance. This is shown in Fig. 6(e), where the $I_{\rm c}(V_{\rm G})$ curve measured for the gate closer to the S nanowire [gate 1; Fig. 6(d)] shows a larger $V_{\rm G,offset}$ than the gate placed further away from the same nanowire [gate 2; Fig. 6(d)]. The fact that $V_{\rm G,offset}$ does not scale with $d_{\rm gate}$ is interpreted as additional evidence against scenario 4, ³¹ since a gate electrode closer to the same S constriction and made on the same dielectric substrate, should give a larger E at a given $V_{\rm G}$ ($E \propto V_{\rm G}/d_{\rm gate}$).

In Ref. 16, the correlation between $I_{\rm leak}$ and the device 1/f noise has been studied, and the results reported show a strong correlation between these parameters. Time-domain measurements carried by the authors show fluctuations between the normal and superconducting state, which have been attributed to filling and emptying of trap states in the oxide along the $I_{\rm leak}$ path (see also Sec. IV A 2), which occurs via phonon emission. Moreover, at specific $V_{\rm G}$ (inducing in turn a finite $I_{\rm leak}$) and $I_{\rm bias}$ settings, a resistive state smaller than the normal-state resistance has been observed, which has been attributed to only a part of the device being driven into the normal state.

In Ref. 32, Joule heating in a pair of electrodes electrically disconnected from the S wire results in the suppression of the I_c . A similar

phenomenology is observed through application of $V_{\rm G}$ directly to the S wire. These observations are interpreted as the result of decay of highenergy electrons into phonons traveling to the S wire, meaning as a phonon-mediated GCS, which correspond to either scenario 2 or 3. In addition, when the authors cut a trench into the substrate between the gate electrodes and the nanowire, a suppression of the GCS is observed, which also supports the picture of $I_{\rm leak}$ -induced phonons. However, the SCD measured under $V_{\rm G}$ application is much broader than those caused by Joule heating. Therefore, in the sense of the classification used here, this would correspond to scenario 3. Consequently, in Table II, Ref. 32 is assigned to both scenarios 2 and 3.

In a recent study, Zhang and coworkers³³ have also fabricated a gated nanowire connected in series to meandering nanowires, which are typically used for phonon detection. Thanks to the high large kinetic inductance of this device connected in series to a low-noise amplifier and an oscilloscope, the authors have been able to correlate the pulse count, while driving the nanowire into the normal state through an applied $V_{\rm G}$, to high-energy electrons and phonons excited by $I_{\rm leak}$ in the substrate (Si without an insulating SiO₂ layer in this case). Moreover, the authors have shown that the $I_{\rm c}(V_{\rm G})$ characteristics of their devices are asymmetric for opposite $V_{\rm G}$ polarity and that this asymmetry can be modulated by varying the sample T because they argue that high-energy electrons are less affected by T variations compared to phonons.

D. V_G-induced mechanism (direct field effect)

Experiments supporting a direct field effect (scenario 4) have also been reported. 12,15,17,19-22,25-27,35,46,47 A first thing to note is that, with the exception of Refs. 27, 35, and 36, these experiments have been carried out in the same lab, although they involve different types of devices, device architectures, S materials, and measurement protocols.

From the evidence reported above from other groups, however, it is clear that an $I_{\rm leak}$ is present in any device and that this always contributes to some extent to the GCS. Therefore, it is challenging to exclude all $I_{\rm leak}$ -mediated scenarios and prove a direct field effect.

One of the experiments supporting scenario 4 has been carried out by Rocci and coworkers on gated Ti nanowires, which are suspended above the substrate and decoupled from the gate electrodes,²⁴ as shown in Figs. 7(a) and 7(b). According to the authors of this study,²² the observation of a GCS in this device [Fig. 7(c)] should rule out any contributions to the GCS due to I_{leak} , and therefore scenarios 2 and 3, because the nanowire is completely decoupled (suspended) from the substrate, meaning that no $I_{\rm leak}$ -induced phonons or electrons can reach the nanowire from the gate electrode through the substrate. High-energy electrons, however, can still be injected from the gated into the suspended S nanowire. The authors of this study²² also exclude this possibility (i.e., scenario 1) based on finite element simulations. Their simulations show that the current made of high-energy electrons tunneling from the gate into the nanowire across vacuum $(I_{\rm FE})$ at $V_{\rm G,offset}$ [~15 V; Fig. 7(c)] is by several orders of magnitudes lower than that corresponding to I_{leak} (\sim 1.5 nA at $V_{\text{G,offset}}$), as shown by the data in Figs. 7(d)–7(f). To obtain an $I_{\rm FE}$ comparable to $I_{\rm leak}$ an E of $1-10\,\mathrm{GV/m}$ is required according to the calculations done in Ref. 22. Nonetheless, the simulations show that the E at the S surface is at least one order of magnitude lower than the E needed for $I_{\rm FE}$.

In another experiment in support of the direct field effect, $V_{\rm G}$ has been applied using ionic liquid gating (ILG). The motivation behind




FIG. 7. Evidence for field effect. (a) Schematic of a device consisting of a suspended Ti nanowire with side gates and (b) corresponding colored SEM image of an actual device. (c) Current vs voltage, I(V), characteristics for the device in (b) at few representative gate voltages V_G showing a suppression of critical current as V_G is increased. (d)–(f) Current due to field emission I_{FE} determined from finite element analysis simulations for the device in (b) assuming the work function ϕ of Ti of 4.33 eV (purple curve) and of 2.0 eV (orange curve), and simulated current density J for the same device in the xy plane (e) and yz plane (f) according to the reference system of cartesian axes defined in panel (a). Panels from (a) to (f) are reproduced with permission from Rocci et al., ACS Nano 14, 12621–12628 (2020). Copyright 2020 American Chemical Society. (e) and (h) Schematic of a device with V_G applied through ionic liquid gating (ILG) and colored SEM images of devices with ILG and made through additive patterning (type B) in (h). (I/V) curves and I_C vs temperature T dependence at several V_G (as labeled in the legend) in (i) and (j), respectively, for devices of type B. Same data for the devices of type A are shown in (k) and (l), respectively. Panels from (g) to (l) are reproduced with permission from Paolucci et al., Nano Lett. 21, 10309–10314 (2021). Copyright 2021 American Chemical Society. (25)

this study is that if a GCS is observed also with ILG, then the GCS cannot be due to either field emission or any type of $I_{\rm leak}$ -induced process. This is because, although ionic liquids have a non-negligible $I_{\rm leak}$ (>1 nA) already at $V_{\rm G}$ of few volts, 63 movement of charges and therefore $I_{\rm leak}$ -induced processes are virtually absent when an ionic liquid get frozen upon cooling and a $V_{\rm G}$ is applied to it. The authors of Ref. 25 indeed observe a GCS with ILG, although the suppression of $I_{\rm c}$ is not complete (i.e., $I_{\rm c}$ is not shown to be reduced fully to zero at a certain $V_{\rm G,offset}$), as shown in Figs. 7(i)–7(l). In particular, the amount of $I_{\rm c}$ suppression is different depending on whether the device has been made following a bottom-up approach based on additive patterning or a top-down approach based on subtractive patterning [Figs. 7(j) and 7(l)]. This aspect is discussed in more detail in Sec. IV.

We note here that ILG can also induce other mechanical effects due to electrostriction of the liquid⁶⁴ or chemical changes in the oxide passivation layer on the S surface,⁶⁵ which can in turn affect the

superconducting properties of the S nanoconstriction. 64,65 A $V_{\rm G}$ -induced modulation in the $I_{\rm c}$ of Nb micro-bridges has also been reported by other groups using ILG, 64 although the authors have also observed a $T_{\rm c}$ shift of the S (concurrent with a $V_{\rm G}$ -induced modulation in $I_{\rm c}$), which is usually not observed in GCS-controlled superconducting devices.

Very recently, Yu and coworkers 27 have also reported the GCS in Nb devices with a top-gate geometry. For these devices, $V_{\rm G,offset}$ decreases as the thickness of the dielectric SiO₂ layer (used as insulator to decouple the top gate from S) is reduced, meaning when the E strength increases. Also, when other top-gate electrodes are added away from the S nanoconstriction, no GCS is observed, despite the larger $I_{\rm leak}$ measured for these gates compared to the vertical gate. These results and the non-monotonic dependence of $V_{\rm G,offset}$ on T are considered by the authors of Ref. 27 as evidence in support of scenario 4 in their devices.

In another experiment, where the GCS is ascribed to an E-driven effect, it has also been found that the width of the SCDs increases under an applied $V_{\rm G}$, which the authors ascribe to action of the E distorting the phase of the superconducting condensate. This broadening is similar to that reported in Refs. 31,32, and 50 (supporting scenario 3) and shown in Fig. 6(c).

Experiments carried out on SQUID interferometers also show that the applied E systematically distorts the current–phase relationship of the device, rather than randomizing the phase. The systematic distortion of the phase has been argued by the authors of Ref. 47 to constitute evidence against *arbitrary* phase fluctuations (scenario 3). According to the same authors, their measurements suggest that an E can influence the phase of the S nanoconstriction, although no I_{leak} would be at the basis of the mechanism.

Last but not least the two reports 27,37 showing an enhancement in I_c upon application of V_G (in one of them, 27 only for a certain temperature range below T_c) may also suggest a direct field effect, simply because any $I_{\rm leak}$ -induced mechanisms should involve dissipation and hence suppress superconductivity rather than enhancing it. In one of these studies, 37 Rocci and coworkers argue that the applied V_G can strongly affect the spin–orbit coupling (SOC) at the surface of the S nanoconstriction, which in turn modifies the vortex surface barrier. Modifications in the vortex surface barrier are considered responsible for the observed enhancement in I_C and consistent with other experimental features like the absence of changes in T_C and the bipolar nature of the observed effect.

To understand which E-driven effect can lead to a GCS, several microscopic and phenomenological models based on Ginzburg–Landau theory have also been formulated, which provide good qualitative agreement with experiments. G6-73 Some of these models assume that the $I_{\rm c}$ suppression is due to a distortion of the superconducting order parameter induced by E. More recently, it has also been suggested that magnetic impurities, which can be present in the native surface oxide of a S, can assist pair breaking under the application of an E^{73} (see Sec. III D for further details).

Finally, a microscopic theory within the Bardeen–Cooper–Schrieffer formalism has also been developed by Zaccone and Fomin, ⁷⁴ which considers the confinement in a S nanoconstriction on the Fermi energy and density of states at the Fermi level. This theoretical model predicts the emergence of a critical *E* required to suppress superconductivity, which also decreases as the thickness of the S nanoconstriction is reduced, in agreement with experiments.

Table III summarizes the main pieces of experimental evidence reported to date in support of the different scenarios for the GCS, and which have been discussed in this section.

Before reviewing the experimental parameters affecting the functioning and performance of GCS devices, in this section we describe in more details some of the microscopic models that explain the GCS in metallic superconductors as result of the interplay between superconductivity with an E or gate-induced electrostatic potentials. The main idea underlying each of these models is schematically illustrated in Fig. 8.

The first model reported in Ref. 66 addresses the influence of an *E* on a *S* as a source of inversion symmetry breaking at the *S* surface, and it emphasizes the effects of the *E*-induced orbital moments at the *S* surface on electron pairing. In general, the electronic structure of most superconductors stems from orbital configurations that possess nonzero orbital moments. This is exemplified by the *d*- and *p*-orbital band structures present in elemental *Ss* made from transition metal elements, and it is relevant for a wide range of materials, including most 2D superconductors, heavy fermions, and superconductors based on iron or chromium, among others.

Recently, it has been recognized that an orbital analog of the spin Rashba effect emerges in acentric crystals or when external fields, such as electric or strain fields, break inversion or mirror symmetry. This resulting orbital Rashba coupling affects the orbital structure of the electronic states by creating orbital moment textures and, remarkably, can occur even without atomic spin–orbit coupling. For multiorbital superconductors, there is an internal degree of freedom associated with the phase of the pairing amplitude for Cooper pairs with a different orbital character.

The investigation of the impact of orbital-dependent acentric interactions reported in Ref. 66 indicates that, above a certain critical threshold, the relative phase of Cooper pairs with different orbital character can undergo a transition from 0 to π . Figure 8(a) shows the phase reconstruction resulting from the applied E for an electronic structure defined by three orbitals, such as p- or d-orbitals, which belong to an L=1 manifold. This configuration, which is characterized by π -pairing, meaning by an antiphase relationship between superconducting order parameters, causes a sign reversal in the effective Josephson coupling between Cooper pairs, which can in turn lead to a sign reversal of the supercurrent flowing through S. As a result, the authors of Ref. 66 show that an E-driven orbital-phase frustration in an inhomogeneous S represents a viable mechanism for the reduction of I_c under an applied E.

TABLE III. Main experimental evidence in support of different scenarios proposed for GCS.

Scenarios proposed	Main experimental evidence
(1) Field emission	Broadening in the quasiparticle coherence peaks in the device DoS concurrent with $V_{\rm G}$ application; measurement of $I_{\rm c}$ suppression in STM setup under tunneling current injection.
(2) Phonon heating	Changes in device parameters (e.g., f_0 or Q for a resonator) under V_G like those obtained with increase in T and no V_G ; significant reduction in $V_{G,offset}$ (10% or larger) as device T is increased.
(3) Phase fluctuations	Broadening of SCDs under V_G application and analysis of switching dynamics not supported by phase slips only thermally activated; SCDs better matched for same P_G other than for same V_G (with different V_G polarity),
(4) Field effect	but in a way inconsistent with scenario 1. Observation of GCS in suspended nanowires (detached from the substrate) and also in devices gated with ionic liquid.




FIG. 8. Physical scenarios and mechanisms for GCS due to an applied electrostatic field. (a) Illustration of the induced orbital antiphase p-pairing, resulting from the inversion-asymmetric interaction caused by an electric field E. The supercurrent suppression arises from the frustration of the superconducting phase, which produces alternating signs in the supercurrent through inhomogeneous weak links within the superconductor S. (b) Sketch of the vortex-antivortex pairs generated by an E or strain field that disrupts inversion and mirror symmetry at the surface of a S. The presence of vortices, which give rise to dissipative phase dynamics, is responsible for the suppression of the supercurrent. (c) Illustration of the magnetization induced by the current flow in the presence of an applied E. The applied E induces a non-vanishing magnetization that in turn can be detrimental for the superconducting state or induce non-trivial phase dynamics. (d) Schematic of the magneto-electric effects mediated by magnetic impurities at the surface of a S. The interaction between the spins of the impurities and the spins of the electrons in S is enhanced by the applied E, leading to considerable depairing through spin-flip scattering processes. As a result, the critical supercurrent decreases with an increasing E.

Another *E*-driven mechanism proposed in Ref. 68 and that can suppress I_c by acting on the phase coherence of a S involves the generation of vortex–antivortex pairs, characterized by a persistent orbital supercurrent. These orbital vortices can be induced by an *E* or a strain gradient applied at the surface of a S [Fig. 8(b)]. Given that vortex motion contributes to the phase dynamics of a S, the presence of these vortices is expected to lead to dissipative phenomena as S transitions into its normal metal state.

Another microscopic scenario that has been proposed in Ref. 69 considers magneto-electric effects due to the supercurrent flow or *E*-driven modification of the magnetic exchange. One form of magneto-electric phenomena in superconductors is typically described by the Edelstein effect, where the flow of supercurrent can generate a finite magnetization, potentially harming the superconducting state or leading to complex phase dynamics [Fig. 8(c)]. In this context, an increase in electrostatic potential can enhance the magnetization created by current flow resulting in values of the magnetization that are sufficiently high to suppress superconductivity. The induced magnetization can be especially pronounced when considering both spin and orbital moments.⁶⁹

Another relevant E-driven mechanism proposed for the GCS involves the magnetic exchange between magnetic impurities in the surface layer and the spin moments within the S [Fig. 8(d)]. According to the authors of Ref. 73, when an E is applied, this magnetic exchange becomes activated and intensified, leading to considerable surface depairing through spin-flip scattering processes. As a result, the I_c of the S decreases as the applied E is increased. 73

IV. EXPERIMENTAL PARAMETERS AFFECTING THE GCS AND THE PERFORMANCE OF GCS DEVICES

In this section, we discuss whether there are any specific material, device or fabrication parameters that facilitate the GCS observation and/or improve the performance of GCS devices by, for example, lowering their $V_{\rm G,offset}$. Lowering $V_{\rm G,offset}$ is desirable for applications because it would help reduce contributions to $I_{\rm leak}$ coming from the substrate or from the measurement setup (wire shielding contributes to an increase in $I_{\rm leak}$ because it becomes less effective at higher $V_{\rm G}$), and it also would allow easier interfacing of GCS-based logics with CMOS (typically operating at $V_{\rm G} < 5$ Volts⁷⁵).

In addition, a lower $V_{\rm G,offset}$ would lead to an increase in the fanout, which is given by the number of devices that can be connected in series to a certain device and controlled by its voltage output $V_{\rm out}$. The $V_{\rm out}$ of a GCS device in fact depends on its characteristic voltage at $V_{\rm G}=0$ (i.e., $I_{\rm c0}R_{\rm N}$), as shown by Fig. 1(e). A lower $V_{\rm G,offset}$ would imply that $V_{\rm out}$ can be more easily fed as input signal to the gate (i.e., used as the $V_{\rm G}$) of another GCS device connected downstream.

A. Effects of material parameters, device geometry, and fabrication process

1. Influence of S type and structural disorder

The first question that we address in this section is whether the choice of any specific S materials for the fabrication of GCS devices systematically leads to lower $V_{\rm G,offset}$ values. To address this question, since there is a large variation not only in the type of S used, but also in

other parameters like $d_{\rm gate}$ across devices made with different Ss, it is better to compare GCS devices not by the absolute $V_{\rm G}$ needed for $I_{\rm c}$ suppression, but rather by the E needed to observe such a suppression. Unfortunately, however, E is a parameter not reported in the literature because, unlike $V_{\rm G}$, it cannot be easily measured experimentally.

In first approximation, however, but without implying that a direct field effect (i.e., scenario 4) is the mechanism underlying the GCS, one could divide the $V_{G,onset}$ and $V_{G,offset}$ values reported (and listed in Table II) by the d_{gate} of the corresponding devices, to obtain E_{onset} and E_{offset} respectively. Following this approach, only the capacitive coupling between the gate and the S nanoconstriction via vacuum (acting as the dielectric) is considered, while the coupling between the gate and the substrate is neglected. For devices with side gates, which make up almost for all GCS devices studied to date, the determination of E based on such approach should not lead to significant errors because E in the substrate is reduced by its relative permittivity E_{P} which implies that the E component in the substrate is significantly smaller than the E component through vacuum. The validity of this approach is evidenced by the fact that the estimates obtained for E are consistent with those calculated based on more sophisticated tools like finite element method simulations. The validity of the substrate is significantly method simulations.

For devices with a top-gate or back-gate geometry, where SiO₂ has been used as dielectric, 12 22 E can be estimated by dividing $V_{\rm G}$ first by $d_{\rm gate}$ and then by the $\varepsilon_{\rm r}\sim 4$ of SiO₂ at low $T^{.77}$ Similarly, for Refs. 14 and 28, where hexagonal boron nitride (hBN) has been used as dielectric, $V_{\rm G}$ can be scaled by $d_{\rm gate}$ and $\varepsilon_{\rm r}\sim 3$ of hBN⁷⁸ to estimate the corresponding E. For Ref. 25 where ILG has been used, however, this procedure cannot be followed because, if $V_{
m G}$ were divided by $d_{
m gate}$ $(\sim 10^5 \text{ nm in Ref. 25})$, an unrealistically small E would be obtained. To get a better estimate of the actual E in the case of ILG, the thickness of the electronic double layer forming at the interface between the liquid and the S nanoconstriction, as well as its charge distribution, should be known. Although in Ref. 25 the actual thickness of the electronic double layer is not reported, based on other studies, 64,79 we estimate that E varies between 10 and 100 MV/cm for a V_G of few volts applied in Ref. 25. This value is consistent with the magnitude of E in other GCS

studies without ILG, where E has been estimated using the procedure described above.

Figure 9(a) shows the $E_{\rm onset}$ and $E_{\rm offset}$ values for GCS devices obtained based on the considerations listed above. The E values have been grouped in Fig. 9(a) according to the S material used in their corresponding devices, with the S materials arranged to have increasing atomic number Z along the positive direction of the horizontal axis of Fig. 9(a).

For a given S, Fig. 9(a) shows that there exists a large variation in $E_{\rm onset}$ and $E_{\rm offset}$ values. This variation is most likely due to the fact that, with the exception of Ref. 29, where a statistically relevant number of GCS devices made with the same S (Nb) have been studied, in all the other studies carried to date on the GCS, only a few devices (typically one or two) have been characterized in each study. As a result, for a specific S material, the data points in Fig. 9(a) refer to devices made by different groups, where other parameters such as the device geometry and $I_{\rm leak}$ differ significantly.

The only trend that can be inferred from Fig. 9(a) is that $E_{\rm onset}$ and $E_{\rm offset}$ tend to decrease in Ss with higher Z. The trend is possibly even clearer in Fig. S2(a), which shows the same data as Fig. 9(a) but on a linear scale. Since physical parameters like SOC increase with Z, and since SOC is considered as a relevant parameter in models proposed to explain the GCS, 66,71 the SOC strength of a S can be important to reduce $E_{\rm offset}$.

More systematic studies, however, are necessary to verify the existence of a correlation between $E_{\rm offset}$ and the SOC strength, which may also give further insights into the physics of the GCS. Other properties related to Z include, for example, the complexity of the Fermi surface (e.g., number and topology of electronic bands, symmetry of the electron–phonon coupling strength). Their role toward the GCS also remains to be explored.

2. Influence of the substrate material

Figure 9(a) shows that an average $E_{\rm offset}$ of \sim 3–4 MV/cm is needed for a full $I_{\rm c}$ suppression in most devices fabricated on insulating




FIG. 9. Dependence of the GCS on device material and geometry. (a) Electric field at 10% of I_c suppression (E_{onset} , round symbols) and at full suppression of I_c (E_{offset} , square symbols) for different devices as a function of the S material. Blue and red symbols are used for devices made or not made on Si, respectively. (b) E_{onset} as a function of the geometry factor $GF = I_S/(w_S \cdot t_S)$ (with $I_S = \text{length}$, $w_S = \text{width}$ and $t_S = \text{thickness}$ of the S constriction) for different gate-controlled superconducting devices made of different S materials (specified in the panel legend), with hollow and filled symbols used for Dayem bridges and nanowires, respectively. In both panels, the reference number is indicated next to the corresponding datum point, and the acronyms t.g. and b.g. stand for top gate and back gate, respectively.

substrates like ${\rm SiO_2}$ or ${\rm Al_2O_3}.^{12,19,20,22}$ This value gets significantly reduced when GCS devices are made on non-insulating substrates like Si, for which $E_{\rm offset}$ is typically below 1 MV/cm^{23,32} [blue data points in Fig. 9(a)]. Devices made on Si also show asymmetric $I_{\rm c}(V_{\rm G})$ curves, for which $V_{\rm G,offset}$ is different depending on $V_{\rm G}$ polarity, as shown by the $I_{\rm c}(V_{\rm G})$ data in Ref. 23. These two observations suggest that the GCS in devices made on insulating substrates and those made on Si can be governed by different mechanisms. It is very likely that the strong thermal coupling between S and the gate in devices on Si, for example, can cause phonon-induced heating (scenario 2) or field emission (scenario 1). Phonons can also have different effects in ${\rm SiO_2}$ - and Si-based devices, since the average phonon propagation length is of few micrometers in Si and of \sim 5 nm in ${\rm SiO_2}$ at 4.2 K. 80,81

Recent studies 16,29 have shown that devices made on substrates like SiO2, which are prone to exhibit stress-induced leakage current (SILC) effects due to oxygen migration under the relatively high E applied in GCS devices, 82,83 can show a change in their working point (e.g., their $V_{G,offset}$) over time. This is shown by Fig. 10, which reports data from a recent study by Ruf and coworkers, 25 where it has been found that, after the SiO2 substrate experiences an increasing Ileak [Fig. 10(a)], the GCS device can suddenly jump to another working point, which is characterized by a reduction in the $V_{G,offset}$ of its $I_c(V_G)$ characteristics (up to ~20 V in Ref. 29). Although a SILC event can lead to a significant reduction in $V_{G, offset}$, however, the I_c suppression (normalized by its initial value I_{c0}) always follows the same dependence on the power dissipated by the gate P_G , as shown by Fig. 10(c). This is because, although V_G decreases after a SILC event, the $I_{leak}(V_G)$ curve shifts toward higher I_{leak} values (at fixed V_G) as shown in Fig. 10(b), due to the formation of more conducting channels in the SiO_2 substrate [Fig. 10(b)], which makes the product $I_{leak}V_G = P_G$

In addition to SILC events, variable stress-induced leakage current (V-SILC) events can also occur because of switchable defects 84,85 located, for example, in the SiO_2 area of the device placed between the gate electrode and the S constriction. Unlike SILC events, which lead to a stable shift in the working point of the device, V-SILC events can induce instabilities over short timescales and manifest, for example, as fluctuations in I_{leak} (under an applied $V_G > V_{\mathrm{G,onset}}$) that are concurrent with fluctuations in I_{c} . This strong correlation between noise in I_{leak} (i.e., fluctuations in I_{leak}) and voltage fluctuations or fluctuations in

 $I_{\rm c}$ of the S constriction has been measured by two different groups, ^{16,29} on both short timescales and long timescales (Fig. 11). Both groups have also interpreted their results as consistent with scenario 3.

Although SILC effects can be exploited as a viable approach to pre-train a certain GCS device made on SiO_2 and achieve a reduction of its operational $V_{\mathrm{G,offseb}}$ they also suggest that, for technological applications where strong device stability is required over time, substrates different from SiO_2 and less prone to SILC events should be used like $\mathrm{Al_2O_3}$ or oxide bilayer stacks like $\mathrm{HfO_2/Dy_2O_3}$ or ternary compounds like $\mathrm{HfAlO_x}$. 86,87

3. Influence of the device geometry

Studies with systematic variation of parameters related to the device geometry like $d_{\rm gate}$ or and length of the S constriction for the same S material are sparse. Only recently, Ruf and co-workers have carried out a systematic study²⁹ of a series of GCS devices made of Nb, where all the geometry parameters have been kept fixed except for the width $w_{\rm S}$ of the S constriction, to study the effect of $w_{\rm S}$ on the GCS. In addition to showing that the GCS can be also observed for devices with $w_{\rm S}$ up to 550 nm, and therefore much wider than $\xi_{\rm S}$ (typically < 15 nm for Nb⁸⁸ in the diffusive regime), the authors have also shown that no increase in $V_{\rm G,offset}$ is observed as $w_{\rm S}$ is increased. These results suggest that side-gated devices with wider S constrictions perform equally well, in terms of $V_{\rm G,offset}$ compared to devices with a narrower constriction, while offering the advantage of being more robust over prolonged thermal cycling and continuous operation.

The large w_S of the gated Nb devices studied in Ref. 29 results in a higher I_{c0} and hence in a higher $I_{c0}R_N$ (\sim 0.25 V at 1.5 K) compared to gated Nb devices reported by other groups, for which the smaller w_S (< 200 nm) leads to $I_{c0}R_N$ of few tens of mV (see table in the supplementary material). GCS devices with large w_S appear therefore promising to increase the fan-out in GCS-based superconducting logics. If a different S with higher resistivity and/or critical current other than Nb (e.g., NbN or NbRe) or a longer S constriction were made, the characteristic voltage $I_{c0}R_N$ achieved in Ref. 29 could be easily increased to few Volts, which would already allow interfacing of GCS devices with CMOS devices.

Apart from the independence of $V_{G, offset}$ and E_{offset} on the w_S of the device, no other conclusions can be made regarding the effects of




FIG. 10. Effect of stress-induced leakage current in the substrate on GCS devices. Critical current I_c vs gate voltage V_G , $I_c(V_G)$, curves in (a) and leakage current I_{leak} vs V_G , $I_{leak}(V_G)$, curves in (b) measured after inducing subsequent SILC events via the injection of current between the gate and the S constriction (the current values are specified next to each curve). (c) Dependence of I_c normalized to its value at $V_G = 0$ (I_{c0}) on the power dissipated by the gate, P_G , after each SILC event. All panels are reproduced with permission from Ruf *et al.*, ACS Nano **18**, 20600 (2024). Copyright 2024 Authors, licensed under a CC BY license.




FIG. 11. Effects of variable stress-induced leakage current events in the substrate on GCS devices. (a-b). Evolution of critical current I_c (light blue curve) and leakage current I_{leak} (red curve) over long time scales at an applied gate voltage $V_G \sim 31.9 \, \text{V} > V_{G,onset}$ for a Nb GCS device (a) showing that fluctuations in I_{leak} due to variable stress-induced leakage current (V-SILC) events anticorrelate with fluctuations in I_c . (b) Correlation factor for the same device as in (a) plotted at a few representative V_G and showing that the anticorrelation increases (in amplitude) when $V_G > V_{G,onset}$ and the GCS effect kicks in. (c) and (d) Average $I_{leak,Newep}$, measured for the same Nb device as in (a) and (b) during an I-V sweep while upsweeping the bias current I plotted as a function of the positive I_c , I_c^+ , extracted from the I(V) characteristic for a $V_G < V_{G,onset}$ showing almost perfect anticorrelation between $I_{leak,Sweep}$ and I_c^+ . Panels from (a) to (d) are reproduced with permission from Ruf et al., ACS Nano 18, 20600 (2024). Copyright 2024 Authors, licensed under a CC BY license. Correlation between the I_{leak} noise spectrum and the noise spectrum in the voltage drop measured across an Al/lnAs core-shell nanowire with an applied $V_G = 5 \, V$ as a function of frequency in (e) and time evolution of the voltage measured across the nanowire (red curve) and of the variation in the leakage current (gray curve) for the same device at $V_G = 5 \, V$ and for a bias current injected through the nanowire $I_{bias} = 5.3 \, \mu A$ (f). The different values of I_{bias} injected through the nanowire. Panels (e) and (f) are reproduced with permission from Elalaily et al., Nat. Commun. (in press, 2024). Copyright 2024 Authors, licensed under a CC BY license.

other geometrical device parameters on the GCS. To better visualize this, in Fig. 9(b), we show how $E_{\rm onset}$ varies as a function of a geometry factor (*GF*) defined as $GF = l_{\rm S}/(w_{\rm S} \cdot t_{\rm S})$, where $l_{\rm S}$, $w_{\rm S}$, and $t_{\rm S}$ are the length, width, and thickness of the gate-controlled S nanoconstriction, respectively. The same data of Fig. 9(b) are also shown in Fig. S2(b) in a linear-linear plot. Devices with larger *GF* values (> 0.13) are mostly nanowires, whereas lower *GF* values correspond to Dayem bridges.

The data in Fig. 9(b) show that Ti devices have similar $E_{\rm onset}$ values, independently on GF. Also, devices made of Ta³¹ and W-C³⁵ exhibit lower $E_{\rm onset}$ (< 1 MV/cm) despite having different gate electrodes (Table II) and GFs differing by more than 2. Nonetheless, devices made with Al^{12,14} show a reduction in $E_{\rm onset}$ by almost one order of magnitude as the GF is increased by a factor of 4.

If the S material is not considered, Fig. 9(b) suggests a decreasing trend of $E_{\rm onset}$ with increasing GF. Nonetheless, it should be noted that most of the studies performed on devices with higher GF (i.e., devices with a longer and/or thinner constriction based on the GF definition) are also carried on Si substrates, which $per\ se$ has lower $E_{\rm onset}$ and $E_{\rm offset}$ values compared to substrates with an insulating layer, as already shown in Fig. 9(a).

More systematic studies like those reported in Ref. 29 are therefore needed also for other geometry parameters to determine whether they play a role on the GCS or not, since the analysis based on existing studies is not conclusive.

After the first studies on the GCS were published, it was also argued that, in devices with sharp edges, current-crowding effects may appear, ^{89,90} which can in turn affect the GCS. Recently, however, it has been demonstrated that current crowding has little effects on the GCS. This has been shown in Ref. 29, where the authors have characterized devices with a certain w_S and twin devices, where w_S has been reduced (after fabrication) by introducing a sharp edge inside the S constriction with focused ion beam (FIB). The measurements performed do not show any reductions in $V_{G,offset}$ in the devices after the FIB cut, as one would instead expect if current crowding played a role.

4. Influence of the fabrication process

Very recently, it has been shown that the fabrication process followed to make a three-terminal superconducting device is also crucial for the GCS observation. As shown in Fig. 12, devices made following an additive approach involving EBL patterning, deposition of the S material and liftoff (here called liftoff devices) show a GCS, unlike devices made with the same S and geometry but using EBL patterning through a negative resist and etching through the resist mask (here called etched devices). A microstructural analysis of both types of devices made in Ref. 34 suggests that the larger roughness and microstrain in liftoff devices compared to etched devices, together with other surface modifications induced by the fabrication process, can account for the absence of the GCS in the etched devices.

The key role played by the fabrication process for the GCS observation has been confirmed by Koch and coworkers³⁶ who have not only demonstrated that in devices made from highly-disordered NbRe




FIG. 12. Effect of the fabrication process on GCS. Scanning electron microscope images of NbTiN nanowire devices made by dry etching (a) and by liftoff (b) on a SiO_2 (300 nm)/p-doped Si substrate. (c) Resistance vs temperature, R(T), curve close around the superconducting transition for the device shown in (a). Current vs voltage, I(V), characteristics for the device in (b) are shown in panel (e) for a few representative V_G values (indicated next to the corresponding I(V) curve). The data in (d) for the etched device do not show a progressive suppression of neither the critical current (I_c) nor the retrapping current (I_f) with increasing V_G , while I_c is instead suppressed for the liftoff device in (e). All panels are reproduced with permission from Ruf *et al.*, APL Mater. **11**, 091113 (2023). Copyright 2023 Authors, licensed under a CC BY license.

(S) films through subtractive patterning, it is possible to observe the GCS, but also that, in the same devices, the GCS is only observed when the etching process is carried with a specific (Ar/Cl_2) gas mixture. When a different gas mixture (e.g., Ar or Ar/SF_6) is used, then no GCS can be observed, despite the presence of disorder in the starting S material. These finding imply that the combination of disorder and surface modification induced by the fabrication process plays a role toward the GCS, and are consistent with arguments made in Ref. 50 that I_{leak} may flow through surface state for the GCS to occur.

B. I_{leak}-induced effects toward prevalent mechanism

In addition to how the GCS depends on the S material, substrate, device geometry, and fabrication route, it is worth considering if any of the mechanisms proposed for the GCS becomes dominant, depending on the relative contribution of $I_{\rm leak}$ to the $I_{\rm c}$ suppression. One possibility to estimate this contribution is by calculating the ratio $P_{\rm G,offset}/P_{\rm N}$, where $P_{\rm N}=R_{\rm N}I_{\rm c0}^2$ as explained in Sec. III B. Figure 13(a) shows the ratio $P_{\rm G,offset}/P_{\rm N}$ for the devices reported in the literature, where this ratio can be calculated based on the data reported, as a function of the S material used in these same devices.

One may argue that, if $P_{G,offset}/P_N \gg 1$ [a ration equal to 1 is marked by a dashed line in Fig. 13(a)], then I_{leak} -induced heating (i.e.,

scenarios 1 or 2) should represent the main contribution toward the GCS, since $V_{\rm G,offset}$ induces a power dissipation larger than what the device can dissipate after switching to the normal state. Nonetheless, in addition to devices categorized under either of these scenarios (e.g., Refs. 14 and 24) also devices for which the GCS has been ascribed to other mechanisms like direct field effect (e.g., suspended nanowires in Ref. 22) or phase fluctuations (e.g., core/shell nanowires in Ref. 16) fall within the region of $P_{\rm G,offset}/P_{\rm N}\gg 1$ in Fig. 13(b).

If the $P_{\rm G,offset}/P_{\rm N}$ ratio is much smaller than 1, it would be difficult to identify a priory a specific mechanism responsible for the GCS, and it is even possible that several mechanisms are at play simultaneously. For $P_{\rm G,offset}/P_{\rm N}\ll 10^{-3}$, Fig. 13(a) indeed shows that we do not only find studies where a direct field effect has been proposed, 12 but also studies on devices made on Si, where $I_{\rm leak}$ -induced effects can be predominant due to the stronger substrate-mediated coupling between gate and S. 23,32

The difficulty in determining the prevailing mechanism based purely on the $P_{G,offset}/P_N$ value is also due to the discrepancy in the protocols followed for the measurement of I_{leak} . In Fig. 13(a), the data points have also been differentiated (using different colors) based on the approach followed by the authors of the corresponding study to measure I_{leak} . As also discussed in the supplementary material, while some groups measure the total I_{leak} between the gate and the device,




FIG. 13. Effect of the dissipated power on the GCS. (a) Ratio between the power dissipated by the gate at $V_{G,offset}$ and the power dissipated by the device in the normal state, $V_{G,offset}/l_{eak}/R_N/l_{c0}^2$, as a function of the S material used for different l_{leak} measurement setups (specified in the panel legend). The substrate and device geometry are indicated next to each datum point (t.g. stands for top gate). (b) Slope S_{lc} of the $l_{lc}(V_G)$ curve as a function of the slope S_{leak} of the $l_{leak}(V_G)$ curve for different studies labeled with colored bubbles based on the mechanism proposed to explain the GCS therein. In both panels, the reference number of each study is indicated next to the corresponding datum point.

which also includes contributions from the wiring, others just subtract the contribution to the total $I_{\rm leak}$ coming from the setup, 14,23,31,32 and others measure $I_{\rm leak}$ going through a reference resistor placed in series between the device and the electrical ground (Fig. S3). 12,15,21,22,26 The last method might be the most accurate since it excludes wiring contribution, and consequently it yields lower $I_{\rm leak}$ values (and lower $P_{\rm G,offset}/P_{\rm N}$ ratios) compared to the two other approaches. Nonetheless, it is restricted to measurements without current bias through the S wire. A standardization in the $I_{\rm leak}$ determination should be therefore introduced in future studies on the GCS to compare devices measured by different groups based on the absolute $I_{\rm leak}$ and $P_{\rm G,offset}/P_{\rm N}$ values.

Another interesting observation made by different groups 23,29 is that, while $P_{\rm G,offset}/P_{\rm N}$ can vary significantly for devices with different parameters (e.g., different $V_{\rm G,offset}$) but measured with the exact same setup, the ratio $P_{\rm G,offset}/P_{\rm r}$ (with $P_{\rm r}=R_{\rm N}~I_{\rm r0}^2$) remains constant, independently on parameters like $V_{\rm G,offset}$. This result is shown in Fig. 14, which is reproduced from Ref. 29. Here, after studying several Nb devices differing only for their $w_{\rm S}$, it has been demonstrated that a change in $w_{\rm S}$ usually corresponds to a change in $V_{\rm G,offset}$ and in the $P_{\rm G,offset}/P_{\rm N}$ ratio, with the latter getting smaller as $w_{\rm S}$ increases because a larger $w_{\rm S}$ in turn leads to an increase in $I_{\rm c0}^2$. Nonetheless, if the ratio $P_{\rm G,offset}/P_{\rm r}$ is calculated for the same devices, this ratio seems independent of parameters like the $w_{\rm S}$ and $V_{\rm G,offset}$ of the devices. Whether this observation

can give further hints into the mechanism responsible for the GCS remains to be understood in the near future.

Since it is difficult to determine whether a mechanism proposed for the GCS becomes prevalent within a certain $P_{G,offset}$ range because $P_{G,offset}$ values are affected by the approach used to measure I_{leak} [Fig. 13(a)], to carry out such analysis it is necessary to define a parameter that is independent of the absolute I_{leak} . To this aim, in Fig. 13(b), we have defined the slope $S_{\text{leak}} = (\log(I_{\text{leak,offset}}/I_{\text{leak,onset}}))/(V_{\text{G,offset}})$ $-V_{G,onset}$) of the $I_{leak}(V_G)$ characteristics (on a log-linear plot), which contains information on the functional dependence of the $I_{leak}(V_G)$ curves. The reasoning behind is that, depending on the mechanism behind the GCS, a different V_G dependence of the $I_{leak}(V_G)$ characteristics can be expected. For example, for field emission of high-energy electrons from the gate to the nanoconstriction, one might expect that the $I_{leak}(V_G)$ trends follows an exponential increase or a power low with a large exponent $(S_{leak} > 1)$, ⁵⁴ while thermal emission would result in a weaker power law dependence. This consideration is supported by the data in Fig. 13(b), where indeed we find that $S_{leak} > 1$ corresponds to devices where field emission has been proposed as GCS mechanism.

The power dependence of the $I_{\rm leak}(V_{\rm G})$ curves given by $S_{\rm leak}$ can be correlated with the steepness of the $I_{\rm c}(V_{\rm G})$ curves, which we define through another parameter $S_{\rm Ic} = (I_{\rm c,onset} - I_{\rm c,offset})/(V_{\rm G,offset} - V_{\rm G,onset})$.




FIG. 14. Dependence of $P_{\rm G,offset}$ in GCS devices on other parameters. Power dissipated by the gate $P_{\rm G,offset}$ at gate voltage needed for full suppression of the critical current ($V_{\rm G,offset}$) normalized to $P_{\rm r}=R_{\rm N}l_{\rm c0}^2$ in (a) and to $P_{\rm N}=R_{\rm N}l_{\rm c0}^2$ in (b) as a function of $V_{\rm G,offset}$ for devices with different widths $w_{\rm S}$ (specified in the legends of each panel). All panels are reproduced with permission from Ruf *et al.*, ACS Nano 18, 20600 (2024). Copyright 2024 Authors, licensed under a CC BY license.

The idea behind our argument is that if a specific mechanism is at play, which can be identified by S_{leak} values falling within a certain range, then the same mechanism can also affect S_{Ic} , meaning how rapidly the I_c suppression occurs under an increasing applied V_G .

In Fig. 13(b), we therefore show $S_{\rm Ic}$ vs $S_{\rm leak}$ with the $S_{\rm Ic}$ axis on a log scale, to determine (1) if a higher power law meaning a faster rise in $I_{\rm leak}$ (i.e., a higher $S_{\rm leak}$) always correlates with a higher $S_{\rm Ic}$ meaning with a steeper decay in $I_{\rm c}(V_{\rm G})$ and (2) if any specific mechanism suggested for the GCS always occurs within specific values of $S_{\rm Ic}$ and $S_{\rm leak}$.

As Fig. 13(b) shows, the studies to date for which $S_{\rm Ic}$ and $S_{\rm leak}$ can be calculated mostly fall into two groups, one with $S_{\rm leak} \sim 0.1/{\rm V}$ or lower, and the other one with $S_{\rm leak} > 0.1/{\rm V}$, suggesting two distinct populations. In the first regime, although the $S_{\rm Ic}$ values are scattered over a broad range (i.e., over five order of magnitudes), they mostly remain smaller than 10 μ A/V (i.e., the suppression of $I_{\rm c}$ with increasing $V_{\rm G}$ is slower). Studies for which a direct field effect has been suggested mostly fall within this regime, ^{12,26,27} meaning this mechanism goes along with a weak increase in $I_{\rm leak}$.

The experiments suggesting phase fluctuations, phonon heating or field emission, fall into the second case, meaning $S_{\rm leak} > 0.1/{\rm V}$. In particular, studies for which phonon heating and field emission have been proposed, have $S_{\rm leak} > 0.8/{\rm V}$. In this range, $S_{\rm Ic}$ also appears to be independent of $S_{\rm leak}$ and it adopts values over a wide range (from intermediate to large values), where the $I_{\rm c}$ suppression with $V_{\rm G}$ is not very slow. Devices falling in this regime include those made directly on ${\rm Si}^{23,32}$ where, although the absolute $I_{\rm leak}$ is relatively small, the increase in $I_{\rm leak}$ with $V_{\rm G}$ (i.e., $S_{\rm leak}$) is also large. The conclusion drawn from this analysis so far is that the steepness of the $I_{\rm c}$ suppression with $V_{\rm G}$, meaning $S_{\rm IC}$ does not give immediate information on the mechanism underlying the GCS, since it spans over wide ranges, whereas the mechanism can be more easily inferred from the correlation between $I_{\rm leak}$ and $V_{\rm G}$, meaning based on $S_{\rm leak}$.

V. TECHNOLOGICAL APPLICATIONS BASED ON THE GCS

Understanding the mechanism behind the GCS and the material and device parameters that are key to control it are necessary steps to develop any technological applications based on the effect. For instance, any mechanisms including heating and subsequent relaxation might limit the speed and the maximum integration density of GCS devices. The development of technologies like GCS-based

superconducting logics also requires overcoming other challenges that are common for integrated circuits. These challenges include finding S materials that allow a reduction in $V_{\rm G,offset}$ and fabrication protocols that ensure high reproducibility in the observation of a GCS, increasing the number of devices that can be controlled downstream by the $V_{\rm out}$ of a given device (i.e., the fan-out 91,92) testing the highest switching speed of GCS devices $f_{\rm max}$ and realize more complex circuits based on them. If these challenges are overcome, competitive GCS-based superconducting logics and other technological applications based on the GCS can be developed.

A. GCS for superconducting logics

GCS logics can have substantial advantages over CMOS logics and state-of-the-art superconducting logics like rapid single flux quantum (RSFQ) logic. 8,93,94 This would particularly hold true if scenarios 3 or 4, i.e., mechanisms with small dissipation, would be responsible for the GCS.

Table IV shows a comparison between performance parameters of different technologies for logics, based on the assumption that scenario 4 were the mechanism underlying the GCS. First, GCS-based superconducting devices are easier to scale up compared to RSFQ devices. This is because RSFQ devices have larger dimensions than GCS devices because they are controlled via an $I_{\rm bias}$ (or via an applied magnetic flux). Based on the dimension of GCS devices reported and considering the space for load resistors, GCS-based logics can have a density up to three orders of magnitude higher (\sim 10 devices/ μ m²) than RSFQ (\sim 4 × 10⁻² devices/ μ m²; Ref. 94).

In addition, if top-gate contacts other than side contacts were systematically adopted for the $V_{\rm G}$ application as done in Ref. 27, then an even higher device density (>25 devices/ μ m²) could be achieved, which is comparable to that of CMOS. ⁹⁵ We note that, with the exception of Ref. 27, the application of $V_{\rm G}$ through top gates has not been systematically tested in GCS devices, most likely because the growth of an insulating barrier on top of a S without pin holes and high breakdown voltage is challenging. Top-gate devices with thin insulating layers, however, are a very promising route to explore also to achieve a reduction of $V_{\rm G,offset}$.

Second, GCS logics can be faster than CMOS technology. Although the highest $f_{\rm max}$ for CMOS can be above 100 GHz, 96 $f_{\rm max}$ is usually limited to ~ 5 GHz in CMOS high-performance computing systems 97 to avoid overheating. Although the $f_{\rm max}$ of GCS logics has

TABLE IV. Comparison between performance of GCS logics with RSFQ and CMOS logics. *Values estimated.

	Technology for logics						
Performance parameter	GCS logics	RSFQ	CMOS				
Switching mechanism	Under investigation	Magnetic Flux	Field Effect				
Switching energy E_S (J/flops)	10^{-21} - 10^{-19} (Ref. 8)	10 ⁻¹⁹ (Refs. 6 and 103)	10^{-12} (Ref. 103)				
Density (#devices/ μ m ²)	> 10 (Refs. 12 and 21)	4×10^{-2} (Ref. 94)	$\sim \! 10^2 [*]$				
Switching speed (GHz)	10 ³ (Ref. 102)	7.7×10^2 (Ref. 90)	5 (Ref. 96)				
Robust against magnetic fields	YES (Refs. 20 and 45)	NO (Ref. 99)	YES				
Fan-out	Virtually unlimited (lithographically limited)	1–3 (Ref. 104)	Virtually unlimited (lithographically limited)				
Gate-to-channel resistance (Ω)	10 ¹² –10 ¹³ (at 4.2 K) (Ref. 26)	n/a	$\sim 10^{12} \text{ (at 4.2 K)}$				

yet to be measured and can be affected, for example, by the mechanisms underlying the GCS, $f_{\rm max}$ can be in principle limited only by the frequency of the S gap $f_{\rm G}=2\Delta/h$ (h being the Planck constant)—which can be > 1 THz for Ss like NbTiN. We note that superconducting logics like RSFQ have already been successfully driven up to \sim 770 GHz. 99

Even if the GCS is driven by an $I_{\rm leak}$ -triggered mechanism, which can limit the highest $f_{\rm max}$ achievable, as argued in Ref. 16, using superconductors with high $T_{\rm O}$ the operational temperature of the device can be increased to several Kelvin, where electron thermal cooling will be replaced by electron–phonon heat transfer. This can also increase the $f_{\rm max}$ to the hundreds of GHz range, which is suitable for the realization of ultrafast superconducting logics. 16

Like for RSFQ, the other main advantage of GCS-based logic over CMOS is its lower power dissipation. Although a $V_{\rm G}$ of few tens of Volts is typically required to control a GCS device, a pre-bias $|V_{\rm pb}| > V_{\rm G,onset}$ can also be applied to the entire circuit (e.g., via back gating) such that each device can be then controlled only with a small local $V_{\rm G}$ applied (e.g., via a side gate) on top of $V_{\rm pb}$. Defining the switching energy as $E_{\rm S}=1/2$ $L(I_{\rm c})^2$, 101,102 and using typical values of $I_{\rm c}\sim$ 10–100 $\mu{\rm A}$ and $L\sim$ 10–100 pH, 12,26 one gets $E_{\rm S}\sim$ 10 $^{-21}$ –10 $^{-19}$ J/flop for a GCS device, which is similar to RSFQ and significantly lower than CMOS. 6,103

Unlike RSFQ devices, GCS devices, independent of the mechanism at play, are also robust against environmental magnetic noise and have good decoupling between input and output signals thanks to their three-terminal geometry with a gate-to-channel resistance $\sim\!1$ –10 $T\Omega$ at 4.2 K similar to CMOS at the same $T.^{104,105}$ The decoupling is essential for high directionality in the transmission of signals and to reduce cross-talking between neighboring cells. Also, RSFQ devices usually have a low fan-out (between 1 and 3; Ref. 105), while a single GCS device can be used to drive more devices connected to its output, provided that $V_{\rm out} > V_{\rm G,offset}$ for the devices downstream. This requirement would be easier to meet if the typical $V_{\rm G,offset}$ for the GCS gets reduced

The other main advantage of GCS-based logics is that, unlike RSFQ, it does not need an interface layer to be connected to CMOS. Although several ways to realize the interface layers between RSFQ and CMOS are currently being tested, 106 GCS logics is naturally compatible with CMOS without any additional interfaces, since both technologies are $V_{\rm G}$ -controlled.

We note that other types of materials and devices have also been proposed or are under study for the development of superconducting logics as an alternative to RSFQ—which remains the only one commercially available. An alternative to a GCS-based device is the nanocryotron (nTron), which is a three-terminal device where gate and S nanoconstriction are connected via a so-called choke. In an nTron, an applied $I_{\rm bias}$ drives the device out of its superconducting state (inducing heating) and varies its resistance from zero to several M Ω . Unlike what is expected for GCS devices, however, nTrons are slow to reset (since they are driven thermally) with $f_{\rm max} \sim 1~{\rm GHz}$, 106,107 they are hysteretic and have poor input–output isolation 106 —which are all drawbacks for logic applications.

Other superconducting devices recently proposed for logics include multi-terminal SFIFSIS (F being a ferromagnet and I an insulator) devices, where the $I_{\rm c}$ of the JJ is controlled via injection of quasiparticles from the SFIFS part of the device. ¹⁰⁸ Although these devices

have high input-output isolation, they have the drawback of being sensitive to magnetic fields, unlike GCS devices.

Another category of $V_{\rm G}$ -driven superconducting devices is hybrid JJs, where $V_{\rm G}$ is applied to a proximitized weak link made of non-S material. Possible weak links include semiconducting nanowires, 109,110 graphene, 111 or of a two-dimensional electron gases (2DEG). 112 In principle, the materials used as weak links in these devices introduce additional steps in the fabrication process compared to GCS devices. GCS devices are in fact all made from the same S material (other than from a combination of Ss with weak links of other materials), which is also a refractory metal above $T_{\rm c}$ and therefore easy to pattern/process.

Despite the more complex fabrication process, however, for devices based on gated JJs with Al (S) contacts and proximitized graphene as weak link—also known as Josephson field effected transistors (JoFETs)—Generalov and coworkers 113 have recently demonstrated large-scale reproducibility using wafer-scale CMOS-compatible processing. Similar high reproducibility has also been reported by Delfanazari $et\ al.^{114}$ who have fabricated 18 chips with a total of 144 gate-controlled Nb-2DEG-Nb JJs, where the 2DEG is based on a semiconducting $In_{0.75}Ga_{0.25}As/GaAs$ heterostructure.

These gated junctions based on material hybrids may also operate at $V_{\rm G,offset}$ lower than the typical of $V_{\rm G,offset}$ of GCS devices ($V_{\rm G,offset}$ ~10 Volts in Ref. 113 and ~0.56 V in Ref. 114), which makes them very appealing for applications.

B. Other applications of GCS devices for superconducting electronics

The GCS has also been explored recently 115 to obtain a gatetunable superconducting diode effect (SDE). Similar to the GCS, the SDE has been the object of intensive studies over the past few years for both fundamental and technological reasons, and it consists in the observation of non-reciprocal transport in a superconducting device. 116 Specifically, the non-reciprocal transport corresponds to a different amplitude of I_c in the superconducting device, depending on the polarity of the bias current I_{bias} injected through the device, meaning that $|I_c^-| \neq I_c^+$ (I_c^- and I_c^+ are the Ic extracted from the I(V) curve of the device for negative and positive sweeping of I_{bias} , respectively). Assuming, for example, that $I_c^- > I_c^+$, the condition $I_c^- \neq I_c^+$ also implies that there exists an I_{bias} range such that $|I_c^-| > I_{\text{bias}} > I_c^+$, within which the SDE device is in the resistive (superconducting) state when I_{bias} has a negative (positive) polarity. Although a SDE device behaves as another simple logic element with two states (i.e., superconducting and resistive) defined by the $I_{\rm bias}$ polarity, similar to conventional diodes based in semiconductors, a SDE device can also find other interesting applications for the realization of more complex devices like superconducting circulators or isolators.1

The realization of a SDE normally requires a material system that breaks both inversion and time-reversal symmetry, with the latter that can be achieved, for example, not only thanks to the presence of intrinsic sources (e.g., the presence of magnetic elements) but also via an applied magnetic field. For a full introduction to the SDE, see Ref. 116 and studies cited therein. Margineda and coworkers, however, have recently shown that the GCS can be used as a possible tool to induce a SDE in a gated superconducting constriction, without any needs for a source of time-reversal symmetry breaking. In their setup, $I_{\rm bias}$ flows first through the gated S constriction and then in a resistor ($R_{\rm c}$) connected in series to the device, as shown in Fig. 15(a).




FIG. 15. Application of the GCS for gate-controlled superconducting diodes. Schematic of a circuit used to implement a gate-controlled superconducting diode (a), and colored SEM image of an actual device used for its realization in (b). The schematic in (a) shows that the bias current l_{bias} flows through a resistor R_c and induces a shift in the applied voltage V_G^0 (measured in the absence of current), which depends on the bias current polarity (blue for positive and red for negative) such that $V_G^\pm = V_G^0 - l_{\text{bias}}^\pm R_c$. The shift in the V_G due to the voltage drop across R_c results in a change in the working point of the GCS device on its $I_c(V_G)$ characteristic (c), with $I_c(V_G)$ shown in (d) for the average I_c defined as $\langle I_c \rangle = (I_c^+ + |I_c^-|)/2$. (e) $I_c(V_G)$ curves for positive I_c , I_c^+ , (blue curves) and amplitude of negative I_c , $I_c^-|$, (orange curves) for different values of R_c showing a large difference between I_c^+ and $I_c^-|$ (as marked by dashed gray line). All panels are adapted with permission from Margineda *et al.*, arXiv:2311.14503 (2023). Copyright 2023 Authors, licensed under a CC BY license.

The current flowing through R_c induces a shift in the V_G applied to the gate, which is different depending on the polarity of the same current, since for one polarity the voltage shifts adds up to the V_G applied in the absence of current (V_G^0) , whereas, for the opposite polarity, it subtracts from it [see red and blue labels in Figs. 15(a) and 15(c)]. The different voltages effectively applied as result of this shift $[V_{\rm G}^+$ and $V_{\rm G}^-$ in Fig. 15(c)] correspond to different working points on the $I_c(V_G)$ curve making $I_c^- \neq I_c^+$ — which is the condition required for a SDE to occur, as explained above. The large differences in I_c^- and I_c^+ can be also visualized from Fig. 15(e), showing that the difference between the $I_c(V_G)$ curves measured for different I_c polarities $[I_c^-(V_G)$ in orange and $I_c^+(V_G)$ in blue] increases as the value of R_c , and hence the voltage drop on this resistor, increases [see dashed gray line in the same Fig. 15(e)]. In this paper, the authors have in fact reported values of the so-called rectification factor $\eta=\frac{|I_c^-|-I_c^+|}{|I_c^-|+I_c^+|}$ as large as 90%. η is a parameter measured to quantify the performance of a diode because $\eta = 100\%$ corresponds to a superconducting diode that is fully resistive for a certain polarity of I_{bias} , and fully superconducting for the opposite polarity, provided that Ibias does not exceed the superconducting critical current.

C. Applications of GCS devices for quantum computing

In addition to superconducting logics, GCS devices can also find applications in emerging quantum computing technologies. GCS devices, for example, can be directly integrated as tunable elements into quantum processing units (QPUs) based on superconducting circuits—this type of QPU represents the leading platform for the

realization of a universal gate-based quantum computer. ¹¹⁹ QPUs necessitate of tunable elements to reversibly switch on/off the interactions needed to control multi-qubit gates, ¹²⁰ to reset the qubits, ¹²¹ and to decouple them from readout circuitry during their operation. ¹²² In state-of-the-art QPUs, such tunability is often achieved by employing flux-tunable elements like SQUIDs or superconducting non-linear asymmetric inductive elements. ¹²³ However, flux control has problems with crosstalk (at the percent level) ¹²⁴ and frequency-dependent transfer function of the control lines, requiring predistortion of baseband pulses. ¹²⁵ The availability of a fast-tunable element based on local *E*-field control could largely mitigate such issues. This technological need has motivated the development of the hybrid JJ devices listed above. ¹²⁶ It is still unclear, however, whether any of these hybrid JJs can be scaled to multi-qubit QPUs.

By contrast, prospective devices based on the GCS would be immediately scalable and compatible with state-of-the-art QPU fabrication recipes. It remains to be seen, however, whether sufficiently high switching speeds $f_{\rm max}$ can be achieved (operation at the ns level will be needed), and, perhaps most importantly, to what extent the integration of GCS elements affects the QPU coherence times. 127

The idea of developing superconducting qubits with tunable frequency has been recently proposed, 128,129 and several approaches have been proposed for their realization. In the most common type of superconducting qubit known as transmon, 130 which includes two S/I/S JJs on its branches (with I being an insulator), the qubit frequency depends on the ratio between the Josephson energy to the charging energy, which is in turn affected by the I_c of the junctions. One approach recently proposed to have an additional knob to tune the frequency of transmon qubit consists in replacing one of the S/I/S

junctions with an S/F/S/I/S junction, for which the I_c can be modulated by switching the magnetization of the F layer via an applied magnetic field B. 131 Although the performance of such a device called ferrotransmons remains to be verified, the realization a ferrotransmon per se poses several fabrication-related challenges, in addition to the need for an applied B for the qubit control. If a gate-controlled junction or a GCS device were used instead as tunable element in a transmon, such an approach could be exploited to change the transmon frequency electrically (i.e., via an applied V_G) other than magnetically. It remains to be checked, however, whether and how the $I_{\rm leak}$ induced by the applied V_G , which is usually present in GCS devices, negatively affects the coherence of the qubit due to quasiparticle poisoning introduced in the circuit, as explained above.

Nonetheless, it is worth noting that, even if GCS elements were to perform worse than conventional JJs in transmon qubits, they could still be integrated in auxiliary modes of the QPU (e.g., tunable couplers, readout resonators, Purcell filters ^{132,133}), which can tolerate around 100 times higher losses than the modes hosting the computational qubits. Finally, even if direct integration of GCS elements into the QPU turned out to be problematic, GCS elements could still find application in other layers of the quantum hardware stack and be used, for example, to multiplex routing of microwave signals to the QPU, ^{134,135} or as building blocks of quantum-limited amplifiers. ^{136–138}

A possible integration of a GCS device into the resonator used for the qubit control/readout is shown in Fig. 16. In this case, the GCS device would be used as a gate-tunable element to change the frequency of the resonator (as done, for example, in Ref. 18) and bring it closer to the frequency of operation of the superconducting qubit or further away from it (in case decoupling of the resonator from the qubit is sought, for example, to keep the qubit state).

Another potentially impactful application of GCS devices is related to their usage for efficient signal routing in QPUs, which can in turn enhance the control of qubits. GCS devices could be in fact integrated into flip-chip controllers, enabling precise signal routing in a cryogenic environment while maintaining qubit coherence. For example, GCS radio frequency switches based on superconducting materials can reduce the number of input/output cables, which traditionally limit scalability and introduce Joule heating. This approach minimizes power dissipation and signal loss, which are critical for maintaining low temperatures and improving the QPU uptime. Moreover, the use of GCS-based routing solutions allows multiple qubit configurations to be controlled via fewer RF lines, drastically improving the scalability of quantum systems. In the case of GCS devices is related to the controlled via fewer RF lines, drastically improving the scalability of quantum systems.




FIG. 16. Schematic of a resonator embedding a GCS device and coupled to a superconducting qubit. The presence of the GCS device allows to vary the inductance (via the applied gate voltage $V_{\rm G}$) and in turn to shift the resonant frequency of the resonator, bringing it closer or further away from the qubit frequency.

VI. OUTLOOK AND FUTURE CHALLENGES

Despite the large variation in S materials, device geometries, and fabrication protocols across the studies done on the GCS, both intrinsic (e.g., SOC strength) and extrinsic properties of a S material (e.g., roughness, microstrain, and surface) seem to influence the GCS. Confirming the existence of correlations between the GCS and some of these parameters is crucial not only to better understand the physics of the effect, but also to achieve fine control over it for future technological applications. A full understanding of the physics underlying the GCS remains the first objective to pursue in the future.

Although the studies carried out to date on the GCS show a large variation in the types of devices tested and experimental signatures found, most of these studies also share a common set of observations summarized in Table I, which can be considered as common features of the GCS and include the following:

- Close to symmetric suppression of $I_{\rm c}$ with $V_{\rm G}$ polarity. $^{12,14,16,17,20-22,26-29,31,35,36}$
- Negligible or small variations of $V_{\rm G,offset}$ with T and applied $R^{12,14,17,19,21-23,26,31,32,35,36}$
- Non-null $I_{\rm leak}$ (independently on its absolute value) present under an applied $V_{\rm G}$. $^{12,14,16,17,20-24,26-29,31-36}$

Any new theoretical models proposed to explain the GCS should also account for these features.

In addition to the above, there are other types of experimental features that have been considered as evidence in support of one or more of the scenarios among those proposed to date to explain the GCS (see also Table III), which include the following:

- Enhancement in non-thermal phase fluctuations due to $V_{\rm G}$ inferred from SCD measurements, 21,31,32,50 considered as evidence for scenarios 3 or 4.
- Increase of quasiparticle population detected in tunneling devices, ^{24,32} considered as evidence in support of scenarios 1 or 2.
- GCS also in devices with no substrate-mediated coupling between S and gate such as suspended nanowires or STM tip for tunneling current injection,^{22,52} considered as evidence for scenarios 4 or 1.

Among the mechanisms proposed to date to explain the GCS, some of them like field emission (scenario 1) and phonon heating (scenario 2) seem to be at play only in part of the experiments. At the same time, more than a single mechanism can be at play in some devices. For example, the E and $I_{\rm leak}$ generated by the applied $V_{\rm G}$ may both affect the phase of the S, which also suggests that their contributions can be difficult to disentangle in some devices. In devices where $I_{\rm leak}$ has been minimized using for example ILG, a partial and not full $I_{\rm c}$ suppression has been observed.

Most of the proposed mechanisms are also related in some form to $I_{\rm leak}$, which suggests the need for a standardization in its measurement to properly compare the behavior of different devices. $I_{\rm leak}$ is always present in any devices made on a dielectric substrate with a side gate or with a top gate, independently on how small $I_{\rm leak}$ can be. This is because an applied $V_{\rm G}$ always builds up an accumulation of charges at the S/substrate interface, where the presence of pinholes or defects can create percolating paths and make the accumulated charges flow in the S. Also, in several experiments on the GCS, $V_{\rm G,offset}$ is often close to the breakdown voltage of the dielectric substrate and/or can induce electromigration, which can induce changes to the dielectric including

SILC effects as reported in Refs. 16 and 29 that in turn affect I_{leak} . This is why a reduction in $V_{G, offset}$ would be beneficial also to reduce substrate contributions to I_{leak} .

Together with a better understanding of the mechanism responsible for the GCS, a reduction in $V_{\mathrm{G,offset}}$ remains the second major challenge to tackle in the research field of the GCS because a lower V_{G,offset} would not only reduce I_{leak} , and possibly improve device performance, but also make interconnection of GCS devices as well as their interfacing with CMOS easier.

Recent experiments, 34 however, also suggest that a large I_{leak} (>10 nA) alone is not sufficient for a GCS, but other physical parameters, possibly related to the S surface states and varying depending on the surface is treated, 141,142 also concur toward the GCS observations. To establish the importance of surface states, further studies should be carried out, where parameters like disorder and surface roughness, which can affect surface states, are systematically varied by changing the growth conditions of the S. Preliminary results showing the importance of these parameters have been reported in Ref. 36 as discussed above, but more systematic studies are needed. The importance of surface states can also be assessed by using Ss with more complex band structure or high SOC or unconventional magnetic surface states (e.g., A15-type S like Nb₃Ge or metal-oxide S like Sr₂RuO₄). 143-146 If surface states play a crucial role, a GCS should be observed also in devices made with a top-down approach (as done in Ref. 36 for NbRe devices)

Spectroscopy studies are essential at this stage to draw the complete picture of the GCS. Spectroscopy techniques like nano angleresolved photoemission spectroscopy can be used to study the evolution of surface states under an applied $V_{\rm G}$, both in devices with and without a GCS, and to understand their importance. Other techniques like SQUID-on-tip¹⁴⁷ or nitrogen vacancy (NV) magnetometry¹⁴ should be used to study how the spatial distribution of currents (and associated magnetic fields) inside a S nanoconstriction changes under a $V_{\rm G}$. This can help understand whether parts of the constrictions (e.g., those closer to the gate electrode) turn into the normal state at lower $|V_G|$ than others, or if the supercurrent becomes weaker, as $|V_G|$ is progressively increased, near defects or other parts of the constriction like sharp corners where current-crowding effects can be more relevant. Muon spectroscopy experiments can also help study how the screening current distribution in a S varies $^{149-151}$ under an applied $V_{\rm G}$.

More low-T STM studies, where local DoS spectra are acquired by STM both with and without V_G , can be also helpful to elucidate the physics of the GCS. This type of STM studies that are still lacking at the moment would require a customized STM setup, where the gated device can be not only located and brought within the scan area of the piezoelectric tube (typically $\sim 1 \times 1 \,\mu\text{m}^2$), but which should also be equipped with lines to apply an I_{bias} and/or a V_{G} . Scanning gate microscopy (SGM) can also give important insights. ^{152,153} By applying a strong E to the S nanoconstriction with a charged atomic force microscope tip (E is strong due to the small tip-to-sample distance), SGM would allow to investigate, with sub-nanometer resolution, how a strong *E* affects the transport properties of a device.

Measurements of the dynamics of gate-controlled superconducting devices with the determination of their highest switching frequency $f_{\rm max}$ represents the third major goal to pursue, which is crucial also to understand the full technological potential of GCS devices. In an earlier report, 23 it was shown that the GCS can follow a dynamic V_G excitation with a frequency of $\sim 10 \,\mathrm{MHz}$, although the actual f_{max} of the devices was not quantified. More recently, Joint and coworkers have performed a first detailed characterization of the dynamic response of Nb Dayem bridges embedded in $\lambda/4$ superconducting microwave resonators.³⁰ In their study, they have found that the switching response of the devices is strongly dependent on the type of gate electrode and can reach switching frequencies above 500 MHz for devices with remote electrodes (i.e., placed at a $d_{\rm gate} \sim 1~\mu{\rm m}$) compared to devices with closer finger-type electrodes for which the switching frequencies are much lower (~60 MHz). The different behavior of the two types of devices is ascribed to different mechanisms activated by $V_{\rm G}$, with injections of quasiparticles from the gate into the S constriction that is more significant for the configuration with closer electrodes, compared to devices with remote gates where a flux of phonons induced by V_G is considered as the main mechanism affecting the switching dynamics.

Although a few authors of Ref. 30 state that the f_{max} of their GCS devices with remote gates could be higher than 500 MHz and may require lines with broader bandwidths and on-chip filtering to be fully resolved, this study³⁰ shows that future measurements of the switching dynamics of GCS devices are important not only for technological applications, but also because they may shed light onto the physics of the GCS. If phonon-induced heating were dominant for the GCS, for example, then f_{max} would be probably limited to a few GHz by thermal effects and by quasiparticle recombination times (<100 ps).^{23,100} In devices where phonon heating is not at play, but mechanisms like phase fluctuations or field effect are more relevant, f_{max} could be much higher and reach hundreds of GHz depending on the S material since both mechanisms could act on the phase of the S condensate (albeit in different ways). More measurements of the switching dynamics of GCS devices along the lines of Ref. 30 are therefore crucial to perform

Another important objective to pursue soon, as discussed above, consists in the increase in V_{out} . Although preliminary efforts in this direction have been made in Ref. 29 where $V_{\rm out} \sim 0.25\,{\rm V}$ have been reached in wide Nb bridges, larger values seem totally within reach if Ss with higher critical current density and/or normal-state resistivity were adopted. Similarly, different device geometries (e.g., with longer S constrictions) would also help to reach this goal. The increase in $V_{\rm out}$ should occur simultaneously with the reduction in $V_{G,offset}$, because these voltages should be of the same order of magnitude to allow interconnection of GCS devices and an increase in the fan-out.

VII. CONCLUSIONS

To summarize, systematic studies on the effect of individual material parameters in combination with spectroscopy may prove crucial in the next years to understand the exact physical origin of the GCS. This fundamental understanding should proceed alongside with the identification of the best S materials, device geometries, and fabrication protocols to ensure a high reproducibility of the effect, possibly at much lower $V_{G,offset}$ than the typical values reported to date. The dynamic switching of GCS devices up to f_{max} of hundreds of GHz, the device control with top gates, and the development of basic circuits using protocols based on subtractive patterning (for higher device scalability) are all important milestones to reach to develop technologies based on the GCS. If all these milestones are achieved, GCS-based devices can have a potentially disruptive impact on future technologies

for superconducting electronics and quantum computing with superconducting qubits.

SUPPLEMENTARY MATERIAL

See the supplementary material for a supplementary table with additional details on main findings and experimental parameters from studies on the GCS, supplementary text on the data analysis done on the basis of literature studies and on the setups used in the literature for the measurements of the leakage current, and supplementary material Figs. S1–S3 showing the extraction of performance parameters for a GCS device, the *E* values as a function of S material and geometry factor from the literature, and the possible leakage current setups.

ACKNOWLEDGMENTS

This work was funded by the EU's Horizon 2020 research and innovation program under Grant Agreement No. 964398 (SUPERGATE).

AUTHOR DECLARATIONS Conflict of Interest

The authors have no conflicts to disclose.

Author Contributions

L. Ruf: Data curation (equal); Writing - original draft (equal). C. Puglia: Data curation (supporting). T. Elalaily: Data curation (supporting). G. De Simoni: Data curation (supporting); Writing – review & editing (supporting). F. Joint: Data curation (supporting). M. Berke: Data curation (supporting). J. Koch: Data curation (supporting). A. Iorio: Data curation (supporting). S. Khorshidian: Data curation (supporting). P. Makk: Data curation (supporting); Funding acquisition (supporting); Writing - review & editing (supporting). S. Gasparinetti: Funding acquisition (equal); Writing - review & editing (supporting). S. Csonka: Funding acquisition (equal); Writing review & editing (supporting). W. Belzig: Funding acquisition (equal); Writing - review & editing (supporting). M. Cuoco: Funding acquisition (equal); Writing - review & editing (supporting). F. Giazotto: Funding acquisition (equal); Writing - review & editing (equal). E. Scheer: Conceptualization (equal); Data curation (equal); Funding acquisition (equal); Writing - original draft (equal); Writing - review & editing (equal). A. Di Bernardo: Conceptualization (equal); Data curation (equal); Funding acquisition (equal); Writing - original draft (equal); Writing - review & editing (equal).

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding authors upon reasonable request.

REFERENCES

- ¹H. H. Radamson *et al.*, "State of the art and future perspectives in advances CMOS technology," Nanomaterials **10**, 1555 (2020).
- ²D. Kahng and M. M. Atalla, in *IEEE-AIEE Solid-State Device Research Conference* (Carnegie Institute of Technology, 1960).
- ³G. E. Moore, "Cramming more components onto integrated circuits," Proc. IEEE 86, 82–85 (1998).

- ⁴G. E. Moore, "Progress in digital integrated electronics," IEEE Solid-State Circuits Mag. 11, 36–37 (2006).
- ⁵See https://irds.ieee.org/editions/2023 for "The International Roadmap for Devices and Systems: 2023" (2023).
- ⁶I. I. Soloviev et al., "Beyond Moore's technologies: Operation principles of a superconductor alternative," Beilstein J. Nanotechnol. 8, 2689–2710 (2017).
- ⁷D. Scott Holmes, A. L. Ripple, and M. A. Manheimer, "Energy-efficient super-conducting computing-power budgets and requirements," IEEE Trans. Appl. Supercond. 23, 1701610 (2013).
- ⁸O. A. Mukhanov, IEEE Trans. Appl. Supercond. **21**, 760–769 (2011).
- ⁹L. H. Thomas, "The calculation of atomic fields," Math. Proc. Cambridge Philos. Soc. 23, 542–548 (1927).
- ¹⁰E. Fermi, "Eine statistische Methode zur Bestimmung einiger Eigenschaften des Atoms und ihre Anwendung auf die Theorie des periodischen Systems der Elemente," Z. Phys. 48, 73–79 (1928).
- $^{11}\mathrm{D}.$ Pines, Elementary Excitations in Solids (Benjamin, New York, 1964).
- ¹²G. De Simoni, F. Paolucci, P. Solinas, E. Strambini, and F. Giazotto, "Metallic supercurrent field-effect transistor," Nat. Nanotechnol. 13, 802–805 (2018).
- ¹³G. Catto et al., "Microwave response of a metallic superconductor subject to a high-voltage gate electrode," Sci. Rep. 12, 6822 (2022).
- ¹⁴T. Elalaily et al., "Gate-controlled supercurrent in epitaxial Al/InAs nanowires," Nano Lett. 21, 9684–9690 (2021).
- ¹⁵L. Bours, M. T. Mercaldo, M. Cuoco, E. Strambini, and F. Giazotto, "Unveiling mechanisms of electric field effects on superconductors by a magnetic field response," Phys. Rev. Res. 2, 033353 (2020).
- ¹⁶T. Elalaily et al., "Switching dynamics in Al/InAs nanowire-based gate-controlled superconducting switch," Nat. Commun. (in press, 2024).
- ¹⁷C. Puglia, G. De Simoni, N. Ligato, and F. Giazotto, "Vanadium gate-controlled Josephson half-wave nanorectifier," Appl. Phys. Lett. 116, 252601 (2020).
- ¹⁸I. Golokolenov, A. Guthrie, S. Kafanov, Y. A. Pashkin, and V. Tsepelin, "On the origin of the controversial electrostatic field effect in superconductors," Nat. Commun. 12, 2747 (2021).
- ¹⁹F. Paolucci et al., "Magnetotransport experiments on fully metallic superconducting Dayem-bridge field-effect transistors," Phys. Rev. Appl. 11, 024061 (2019)
- ²⁰F. Paolucci *et al.*, "Field-effect controllable metallic Josephson interferometer," Nano Lett. **19**, 6263–6269 (2019).
- ²¹C. Puglia, G. De Simoni, and F. Giazotto, "Electrostatic control of phase slips in Ti Josephson nanotransistors," Phys. Rev. Appl. 13, 054026 (2020).
- ²²M. Rocci et al., "Gate-controlled suspended titanium nanobridge supercurrent transistor," ACS Nano 14, 12621–12628 (2020).
- ²³M. F. Ritter *et al.*, "A superconducting switch actuated by injection of high-energy electrons," Nat. Commun. 12, 1266 (2021).
- ²⁴L. D. Alegria *et al.*, "High-energy quasiparticles injection into mesoscopic superconductors," Nat. Nanotechnol. **16**, 404–408 (2021).
- ²⁵F. Paolucci *et al.*, "Electrostatic field-driven supercurrent suppression in ionic-gated
- metallic superconducting nanotransistors," Nano Lett. 21, 10309–10314 (2021).

 ²⁶G. De Simoni, C. Puglia, and F. Giazotto, "Niobium Dayem nano-bridge
- Josephson gate-controlled transistors," Appl. Phys. Lett. 116, 242601 (2020). 27 S. Yu et al., "Gate-tunable critical current of the three-dimensional Niobium
- nano-bridge Josephson junction," Nano Lett. 23, 8043–8049 (2023).
 H. Du *et al.*, "High-energy electron local injection in top-gated metallic superconductor switch," Supercond. Sci. Technol. 36, 095005 (2023).
- ²⁹L. Ruf, E. Scheer, and A. Di Bernardo, "High-performance gate-controlled superconducting switches: Large output voltage and reproducibility," ACS Nano 18, 20600 (2024).
- ³⁰F. Joint, K. Z. Amin, I. Cools, and S. Gasparinetti, "Dynamics of gate-controlled superconducting Dayem bridges (2024)," Appl. Phys. Lett. 125, 092602 (2024).
- ³¹T. Elalaily et al., "Signatures of gate-driven out of equilibrium superconductivity in Ta/InAs nanowires," ACS Nano 17, 5528–5535 (2023).
- ³²M. F. Ritter *et al.*, "Out-of-equilibrium phonons in gated superconducting switches," Nat. Electron. 5, 71–77 (2022).
- 33L. Zhang et al., see https://www.researchsquare.com/article/rs-3718133/v1 for "An incoherent superconducting nanowire photon detector revealing the controversial gate-controlled superconductivity" (2023).

- 34L. Ruf et al., "Effects of fabrication routes and material parameters on the control of superconducting currents by gate voltage," APL Mater. 11, 091113
- 35P. Orús, V. M. Fomin, J. M. De Teresa, and R. Córdoba, "Critical current modulation induced by an electric field in superconducting tungsten-carbon nanowires," Sci. Rep. 11, 17698 (2021).
- 36 J. Koch et al., "Gate-controlled supercurrent effect in dry-etched Dayem bridges of non-centrosymmetric niobium rhenium," Nano Res. 17, 6575 (2024). ³⁷M. Rocci *et al.*, "Large enhancement of critical current in superconducting
- devices by gate voltage," Nano Lett. 21, 216-221 (2021).
- ³⁸N. W. Hendrickx *et al.*, "Gate-controlled quantum dots and superconductivity in planar germanium," Nat. Commun. 9, 2835 (2018).
- 39T. Akazaki, H. Takayanagi, J. Nitta, and T. A. Enoki, "Josephson field effect transistor using an InAs-inserted-channel $In_{0.52}Al_{0.48}As/In_{0.53}Ga_{0.47}As$ inverted modulation-doped structure," Appl. Phys. Lett. 68, 418-420 (1996).
- ⁴⁰K. Aggarwal *et al.*, "Enhancement of proximity-induced superconductivity in a planar Ge hole gas," Phys. Rev. Res. 3, L022005 (2021).
- ⁴¹H. B. Heersche, P. Jarillo-Herrero, J. B. Oostinga, L. M. V. Vandersypen, and A. F. Mopurgo, "Bipolar supercurrent in graphene," Nature 446, 56-59
- ⁴²Y.-J. Doh, J. A. van Dam, A. L. Roest, E. P. A. M. Bakkers, L. P. Kouwenhoven, and S. De Franceschi, "Tunable supercurrent through semiconductor nanowires," Science 309, 272-275 (2005).
- 43X. Xi, H. Berger, L. Forró, J. Shan, and K. F. Mak, "Gate tuning of electronic phase transitions in two-dimensional NbSe2," Phys. Rev. Lett. 117, 106801
- 44 B. Lei et al., "Tuning phase transitions in FeSe thin flakes by field-effect transistor with solid ion conductor as the gate dielectric," Phys. Rev. B 95, 020503
- 45 F. Paolucci et al., "Field-effect control of metallic superconducting systems," AVS Quantum Sci. 1, 016501 (2019).
- ⁴⁶G. De Simoni, F. Paolucci, C. Puglia, and F. Giazotto, "Josephson field-effect transistor based on all-metallic Al/Cu/Al proximity nanojunctions," ACS Nano 13, 7871-7876 (2019).
- ⁴⁷G. De Simoni, S. Battisti, N. Ligato, M. T. Mercaldo, M. Cuoco, and F. Giazotto, "Gate control of the current-flux relation of a Josephson quantum interferometer based on proximitized metallic nanojunctions," ACS Appl. Electron. Mater. 3, 3927-3935 (2021).
- ⁴⁸J. E. Hirsch, "Charge expulsion and electric field in superconductors," Phys. Rev. B 68, 184502 (2003).
- ⁴⁹M. Tinkham, Introduction to Superconductivity (McGraw-Hill, New York,
- 50 J. Basset et al., "Gate-assisted phase fluctuations in all-metallic Josephson junctions," Phys. Rev. Res. 3, 043169 (2021).
- ⁵¹Y. Ryu, J. Jeong, J. Suh, J. Kim, H. Choi, and J. Cha, "Utilizing gate-controlled supercurrent for all-metallic tunable superconducting microwave resonators," Nano Lett. 24, 1123 (2024).
- 52D. Robbes, "Highly sensitive magnetometers A review," Sens. Actuators A 129, 86 (2006).
- 53T. Jalabert, E. F. C. Driessen, F. Gustavo, J. L. Thomassin, F. Levy-Bertrand, and C. Chapelier, "Thermalization and dynamic of high-energy quasiparticles in a superconducting nanowire," Nat. Phys. 19, 956-960 (2023).
- ⁵⁴R. H. Fowler and L. Nordheim, "Electron emission in intense electric fields," Proc. R. Soc. London, Ser. A 119, 173–181 (1928).
- ⁵⁵E. L. Wolf, *Principles of Electron Tunneling Spectroscopy*, 2nd ed. (Oxford University Press, 2012).
- ⁵⁶L. N. Smith and J. M. Mochel, "Phonon and quasiparticle dynamics in superconducting aluminum tunnel junctions," Phys. Rev. Lett. 35, 1597-1600 (1975).
- 57W. C. Stewart, "Current-voltage characteristics of Josephson junctions," Appl. Phys. Lett 12, 277 (1968).
- 58D. E. McCumber, "Effect of an ac impedance and dc voltage-current characteristic of superconductor weak-link junctions," J. Appl. Phys 39, 3113 (1968).
- ⁵⁹P. Hänggi, P. Talkner, and M. Borkovec, "Reaction-rate theory: Fifty years after Kramer," Rev. Mod. Phys. 62, 251 (1990).
- ⁶⁰A. O. Caldeira and A. J. Legget, "Influence of dissipation on quantum tunneling in macroscopic systems," Phys. Rev. Lett. 46, 211 (1981).

- ⁶¹A. Wallraff, A. Lukashenko, C. Coqui, A. Kemp, T. Duty, and A. V. Ustinov, "Switching current measurements of large area Josephson tunnel junctions," Rev. Sci. Instrum. 74, 3740 (2003).
- 62D. S. Golubev and A. D. Zaikin, "Thermally activated phase slips in superconducting nanowires," Phys. Rev. B 78, 144502 (2008).
- 63H. Jo et al., "A hybrid gate dielectrics of ion gel with ultra-thin passivation layer for high-performance transistors based on two-dimensional semiconductor channel," Sci. Rep. 7, 14194 (2017).
- 64 J. Choi, R. Pradheesh, H. Kim, H. Im, Y. Chong, and D.-H. Chae, "Electrical modulation of superconducting critical temperature in liquid-gated thin niobium films," Appl. Phys. Lett. 105, 012601 (2014).
- 65 A. Fête, L. Rossi, A. Augieri, and C. Senatore, "Ionic liquid gating of ultra-thin YBa₂Cu₃O_{7-x} films," Appl. Phys. Lett. 109, 192601 (2016).
- 66 M. T. Mercaldo, P. Solinas, F. Giazotto, and M. Cuoco, "Electrically tunable superconductivity through surface orbital polarization," Phys. Rev. Appl. 14, 034041 (2020).
- 67 M. T. Mercaldo, F. Giazotto, and M. Cuoco, "Spectroscopic signatures of gatecontrolled superconducting phases," Phys. Rev. Res. 3, 043042 (2021).
- ⁶⁸M. T. Mercaldo, C. Ortix, F. Giazotto, and M. Cuoco, "Orbital vortices in swave spin-singlet superconductors in zero magnetic fields," Phys. Rev. B. 105, L140507 (2022).
- 69 L. Chirolli, M. T. Mercaldo, C. Guarcello, F. Giazotto, and M. Cuoco, "Colossal orbital Edelstein effect in noncentrosymmetric superconductors," Phys. Rev. Lett. 128, 217703 (2022).
- 70 P. Solinas, A. Amoretti, and F. Giazotto, "Sauter-schwinger effect in a Bardeen-Cooper-Schrieffer superconductor," Phys. Rev. Lett. 126, 117001
- ⁷¹L. Chirolli, T. Cea, and F. Giazotto, "Impact of electrostatic fields in layered crystalline bcs superconductors," Phys. Rev. Res. 3, 023135 (2021).
- 72 A. Amoretti *et al.*, "Destroying superconductivity in thin films with an electric field," Phys. Rev. Res. 4, 033211 (2022).
- 73S. Chakraborty et al., "Microscopic theory of supercurrent suppression by
- gate-controlled surface depairing," Phys. Rev. B 108, 184508 (2023).

 74S. Zaccone and V. M. Fomin, "Theory of superconductivity in thin films under an external electric field," Phys. Rev. B 109, 144520 (2024).
- 75V. Kursun and E. G. Friedman, Multi-Voltage CMOS Circuit Design (Wiley, New York, 2006).
- ⁷⁶C. Puglia, G. De Simoni, and F. Giazotto, "Gate control of superconductivity in mesoscopic all-metallic devices," Materials 14, 1243 (2021).
- ⁷⁷J. Krupka, K. Derzakowski, M. Tobar, J. Hartnett, and R. G. Geyer, "Complex permittivity of some ultralow loss dielectric crystals at cryogenic temperatures," Meas, Sci. Technol. 10, 387-392 (1999).
- $^{\mathbf{78}}\mathrm{A.}$ Pierret $\mathit{et\ al.},$ "Dielectric permittivity, conductivity and breakdown field of hexagonal boron nitride," Mater. Res. Express 9, 065901 (2022).
- 79 Y. Guan, H. Han, F. Li, G. Li, and S. S. P. Parkin, "Ionic gating for tuning electronic and magnetic properties," Annu. Rev. Mater. Res. 53, 25 (2023).
- 80 L. Yang et al., "Ballistic phonon penetration depth in amorphous silicon dioxide," Nano Lett. 17, 7218-7225 (2017).
- ⁸¹C. Kittel, "Interpretation of the thermal conductivity of glasses," Phys. Rev. 75, 972-974 (1949).
- 82M. Kimura and T. Ohmi, "Conduction mechanism and origin and stressinduced leakage current in thin silicon dioxide films," J. Appl. Phys. 80, 6360
- 83T. Ishida et al., "Mechanism of state transition of a defect causing randomtelegraph-noise-induced fluctuation in stress-induced leakage current of SiO₂ films," Jpn. J. Appl. Phys., Part 1 53, 08LB01 (2014).
- 84R. Yamada and T. J. King, "Variable stress-induced leakage current and analysis of anomalous charge loss for flash memory application," in IEEE International Reliability Physics Symposium, Dallas, TX (IEEE, 2003), pp. 491-496.
- $^{\bf 85}{\rm T.}$ Ishida et al., "A new insight into the dynamic fluctuation mechanism of stress-induced leakage current," in IEEE International Reliability Physics Symposium, Phoenix, AZ (IEEE, 2008), pp. 604-609.
- 86 F. Palumbo, C. Wen, S. Lombardo, S. Pazos, F. Aguirre, M. Eizenberg, F. Hui, and M. Lanza, "A review on dielectric breakdown in thin dielectrics: silicon dioxide, high-k, and layered dielectrics," Adv. Funct. Mater. 30, 1900657

- 87C. Mahata, Y.-C. Byun, C.-H. An, S. Choi, Y. An, and H. Kim, "Comparative study of atomic-layer-deposited stacked (HfO₂/Al₂O₃) and nanolaminated (HfAlO_x) dielectrics on In_{0.53}Ga_{0.47}As," ACS Appl. Mater. Interfaces 5, 4195 (2013).
- 88J. Y. Gu et al., "Direct measurement of quasiparticle evanescent waves in a dirty superconductor," Phys. Rev. B (R) 66, 140507 (2002).
- ⁸⁹F. B. Hagedorn and P. M. Hall, "Right-angle bends in thin strip conductors," J. Appl. Phys. 34, 128–133 (1963).
- 90 J. R. Clem and K. K. Berggren, "Geometry-dependent critical current in superconducting nanocircuits," Phys. Rev. B 84, 174510 (2011).
- ⁹¹J. Cavanagh, Digital Design and Verilog HDL Fundamentals (CRC Press, Boca Raton, FL, 2017).
- ⁹²S. Omranpour and S. A. Hashemi, "Increasing fain-in and fan-out of the quantum phase slip in Josephson junction-based logic gates," Int. J. Circuit Theory Appl. 50, 3086–3103 (2022).
- ⁹³O. Mukhanov, V. Semenov, and K. Likharev, "Ultimate performance of the RSFQ logic circuits," IEEE Trans. Magn. 23, 759–762 (1987).
- ⁹⁴V. K. Semenov, Y. A. Polyakov, and S. K. Tolpygo, "New AC-powered SFQ digital circuits," IEEE Trans. Appl. Supercond. 25, 1 (2015).
- 95S. Datta, W. Chakraborty, and M. Radosavljevic, "Toward attojoule switching energy in logic transistors," Science 378, 733–740 (2022).
- ⁹⁶F. Assaderaghi, "A 7.9/5.5 psec room/low temperature SOI CMOS," in International Electron Devices Meeting. IEDM Technical Digest (IEEE, 1997), Vol. 97, p. 5802246.
- ⁹⁷S. R. Vangal *et al.*, "An 80-tile sub-100-W teraflops processor in 65-nm CMOS," IEEE J. Solid-State Circuits 43, 29-41 (2008).
- 98B. D. Jackson et al., "NbTiN/SiO/sub2//Al tuning circuits for low-noise 1 THz SIS mixers," IEEE Trans. Appl. Supercond. 11, 653–656 (2001).
- 99W. Chen, A. V. Rylyakov, V. Patel, J. E. Lukens, and K. K. Likharev, "Rapid single flux quantum T-flip flop operating up to 770 GHz," IEEE Trans. Appl. Supercond. 9, 3212–3215 (1999).
- 100 E. M. Gershenzon, M. E. Gershenzon, G. N. Gol'tsman, A. M. Lyul'kin, A. D. Semenov, and A. V. Sergeev, "Electron-phonon interaction in ultrathin Nb films," Sov. Phys. JETP 70, 505–511 (1990).
- 101A. N. McCaughan and K. K. Berggren, "A superconducting-nanowire three-terminal electrothermal device," Nano Lett. 14, 5748–5753 (2014).
- 102K. K. Likharev, "Superconductor digital electronics," Physica C 482, 6–18 (2012).
- 103S. Frasca and E. Charbon, "Hybrid superconductor-semiconductor electronics." Nat. Electron. 2, 433–434 (2019).
- 104R. M. Incandela, L. Song, H. Homulle, E. Charbon, A. Vladimirescu, and F. Sebastiano, "Characterization and compact modeling of nanometer CMOS transistors at deep-cryogenic temperatures," IEEE J. Electron Devices Soc. 6, 996–1006 (2018).
- 105Y. Kameda, S. Yorozu, and Y. Hashimoto, "A new design methodology for single-flux-quantum (SFQ) logic circuits using passive-transmission-line (PTL) wiring," IEEE Trans. Appl. Supercond. 17, 508–511 (2007).
- 106A. N. McCaughan et al., "A superconducting thermal switch with ultrahigh impedance for interfacing superconductors to semiconductors," Nat. Electron. 2, 451–456 (2019).
- 107Q.-Y. Zhao, A. N. McCaughan, A. E. Dane, K. K. Berggren, and T. Ortlepp, "A nanocryotron comparator can connect single-flux-quantum circuits to conventional electronics," Supercond. Sci. Technol. 30, 044002 (2017).
- 108I. P. Nevirkovets, O. Chernyashevskyy, G. V. Prokopenko, O. A. Mukanov, and J. B. Ketterson, "Superconducting-ferromagnetic transistor," IEEE Trans. Appl. Supercond. 24, 1 (2014).
- 109T. W. Larsen et al., "Semiconductor-nanowire-based superconducting qubit," Phys. Rev. Lett. 115, 127001 (2015).
- ¹¹⁰G. de Lange et al., "Realization of microwave quantum circuits using hybrid superconducting-semiconducting nanowire Josephson elements," Phys. Rev. Lett. 115, 127002 (2015).
- ¹¹¹J. I.-J. Wang et al., "Coherent control of a hybrid superconducting circuit made with graphene-based van der Waals heterostructures," Nat. Nanotechnol. 14, 120–125 (2019).
- ¹¹²L. Casparis et al., "Superconducting gatemon qubit based on a proximitized two-dimensional electron gas," Nat. Nanotechnol. 13, 915–919 (2018).
- ¹¹³A. A. Generalov et al., "Wafer-scale CMOS-compatible graphene Josephson field-effect transistors," Appl. Phys. Lett. 125, 012602 (2024).

- ¹¹⁴Delfanazari et al., "Large-scale on-chip integration of gate-voltage addressable hybrid superconductor-semiconductor quantum wells field-effect nano-switch array," Adv. Electron. Mater. 10, 2300453 (2024).
- ¹¹⁵D. Margineda et al., "Back-action supercurrent diodes," arXiv:2311.14503 (2023).
- 116M. Nadeem, M. S. Fuhrer, and X. Wang, "The superconducting diode effect," Nat. Rev. Phys. 5, 558 (2023).
- ¹¹⁷R. Navarathna *et al.*, "Passive superconducting circulator on a chip," Phys. Rev. Lett. **130**, 037001 (2023).
- ¹¹⁸Y. Zhuang, C. Gaikwad, D. Kowsari, K. Murch, and A. Nugulu, "Superconducting isolators based on time-modulated coupled-resonator systems," Phys. Rev. Appl. 21, 054061 (2024).
- ¹¹⁹F. Arute *et al.*, "Quantum supremacy using a programmable superconducting processor." Nature 574, 505–510 (2019).
- processor," Nature 574, 505–510 (2019).

 120 P. Krantz, M. Kjaergaard, F. Yan, T. P. Orlando, S. Gustavsson, and W. D. Oliver, "A quantum engineer's guide to superconducting qubits," Appl. Phys. Rev. 6, 021318 (2019).
- ¹²¹P. Magnard et al., "Fast and unconditional all-microwave reset of a superconducting qubit," Phys. Rev. Lett. 121, 060502 (2018).
- 122 E. I. Rosenthal et al., "Efficient and low-backaction quantum measurement using a chip-scale detector," Phys. Rev. Lett. 126, 090503 (2021).
- 123N. E. Frattini, U. Vool, S. Shankar, A. Narla, K. M. Sliwa, and M. H. Devoret, "3-wave mixing Josephson dipole element," Appl. Phys. Lett. 110, 222603 (2017).
- 124R. Barends et al., "Superconducting quantum circuits at the surface code threshold for fault tolerance," Nature 508, 500–503 (2014).
- 125 M. A. Rol et al., "Time-domain characterization and correction of on-chip distortion of control pulses in a quantum processor," Appl. Phys. Lett. 116, 054001 (2020).
- ¹²⁶M. Mergenthaler, "Circuit quantum electrodynamics with carbon-nanotube-based superconducting quantum circuits," Phys. Rev. Appl. 15, 064050 (2021).
- 127 I. Siddiqi, "Engineering high-coherence superconducting qubits," Nat. Rev. Mater. 6, 875–891 (2021).
- 128 J. J. Garcia-Ripoll, A. Ruiz-Chamorro, and E. Torrontegui, "Quantum control of frequency-tunable transmon superconducting qubits," Phys. Rev. Appl. 14, 044035 (2020).
- 129 R. Barends et al., "Diabatic gates for frequency-tunable superconducting qubits," Phys. Rev. Lett. 123, 210501 (2019).
- 130J. Koch et al., "Charge-insensitive qubit design derived from the Cooper pair box," Phys. Rev. A 76, 042319 (2007).
- 131D. Massarotti et al., "A feasible path for the use of ferromagnetic Josephson junctions in quantum circuits: The ferrotransmon," Low Temp. Phys. 49, 794 (2023).
- 132 R. C. Bialczak et al., "Fast tunable coupler for superconducting qubits," Phys. Rev. Lett. 106, 060501 (2011).
- 133 J. Heinsoo et al., "Rapid high-fidelity multiplexed readout of superconducting qubits," Phys. Rev. Appl. 10, 034040 (2018).
- 134M. Pechal, J.-C. Besse, M. Mondal, M. Oppliger, S. Gasparinetti, and A. Wallraff, "Superconducting switch for fast on-chip routing of quantum microwave fields," Phys. Rev. Appl. 6, 024009 (2016).
- 135A. Potočnik et al., "Millikelvin temperature cryo-CMOS multiplexer for scalable quantum device characterisation," Quantum Sci. Technol. 7, 015004 (2022).
- ¹³⁶M. A. Castellanos-Beltran, K. D. Irwin, G. C. Hilton, L. R. Vale, and K. W. Lehnert, "Amplification and squeezing of quantum noise with a tunable Josephson metamaterial," Nat. Phys. 4, 929–931 (2008).
- 137°C. Macklin et al., "A near-quantum-limited Josephson traveling-wave parametric amplifier," Science 350, 307–310 (2015).
- 138D. Phan et al., "Gate-tunable superconductor-semiconductor parametric amplifier," Phys. Rev. Appl. 19, 064032 (2023).
- 139 R. Huang, X. Geng, X. Wu, G. Dai, L. Yang, J. Liu, and W. Chen, "Cryogenic multiplexing control chip for a superconducting quantum processor," Phys. Rev. Appl. 18, 064046 (2022).
- 140 R. Harris et al., "Experimental investigation of an eight-qubit unit cell in a superconducting optimization processor," Phys. Rev. B 82, 024511 (2010).
- ¹⁴¹Q. Ma and R. A. Rosenberg, "Angle-resolved X-ray photoelectron spectroscopy study of the oxides on Nb surfaces for superconducting r.f. cavity applications," Appl. Surf. Sci. 206, 209–217 (2003).

- 142 C. M. J. M. Pypen, H. Plenk, Jr., M. F. Ebel, R. Svagera, and J. Wernisch, "Characterization of microblasted and reactive ion etched surfaces on the commercially pure metals niobium, tantalum and titanium," J. Mater. Sci. Mater. Med. 8, 781-784 (1997).
- ¹⁴³M. Smidman, M. B. Salamon, H. Q. Yuan, and D. F. Agterberg, "Superconductivity and spin-orbit coupling in non-centrosymmetric materials: A review," Rep. Prog. Phys. 80, 036501 (2017).
- 144B. M. Klein, L. L. Boyer, and D. A. Papaconstantopoulos, "Superconducting properties of A15 compounds derived from band-structure results," Phys. Rev. ett. 42, 530-533 (1979).
- 145 Y. Maeno, S. Kittaka, T. Nomura, S. Yonezawa, and K. Ishida, "Evaluation of spin-triplet superconductivity in Sr₂RuO₄," J. Phys. Soc. Jpn. 81, 011009
- 146R. Fittipaldi et al., "Unveiling unconventional magnetism at the surface of Sr₂RuO₄," Nat. Commun. 12, 5892 (2021).

- 147 E. Persky, I. Sochnikov, and B. Kalisky, "Studying quantum materials with scanning SQUID microscopy," Annu. Rev. Condens. Matter Phys. 13, 385-405 (2022).
- ¹⁴⁸L. Rondin et al., "Magnetometry with nitrogen-vacancy defects in diamond," Rep. Prog. Phys. 77, 056503 (2014).
- ¹⁴⁹A. D. Hillier et al., "Muon spin spectroscopy," Nat. Rev. Methods Primers 2, 4
- (2022). 150 A. Di Bernardo *et al.*, "Intrinsic paramagnetic Meissner effect due to s-wave odd frequency superconductivity," Phys. Rev. X 5, 041021 (2015).
- 151 H. Alpern et al., "Unconventional Meissner screening induced by chiral molecules in a conventional superconductor," Phys. Rev. Mater 5, 114801 (2021).
- 152H. Sellier et al., "On the imaging of electron transport in semiconductor quantum structure by scanning-gate microscopy: Successes and limitations," Semicond. Sci. Technol. 26, 064008 (2011).
- 153M. Huefner et al., "Scanning gate microscopy measurements on a superconducting single-electron transistor," Phys. Rev. B 79, 134530 (2009).