



## **Superconducting flip-chip devices using indium microspheres on Au-passivated Nb or NbN as under-bump metallization layer**

Downloaded from: <https://research.chalmers.se>, 2025-02-05 17:39 UTC

Citation for the original published paper (version of record):

Paradkar, A., Nicaise, P., Dakroury, K. et al (2025). Superconducting flip-chip devices using indium microspheres on Au-passivated Nb or NbN as under-bump metallization layer. *Applied Physics Letters*, 126(2). <http://dx.doi.org/10.1063/5.0235266>

N.B. When citing this work, cite the original published paper.

RESEARCH ARTICLE | JANUARY 13 2025

# Superconducting flip-chip devices using indium microspheres on Au-passivated Nb or NbN as under-bump metallization layer

Achintya Paradkar  ; Paul Nicaise  ; Karim Dakroury; Fabian Resare  ; Witlef Wiczorek  



*Appl. Phys. Lett.* 126, 022601 (2025)

<https://doi.org/10.1063/5.0235266>



## Articles You May Be Interested In

Plasma treatment methods to improve indium bump bonding via indium oxide removal

*J. Vac. Sci. Technol. B* (August 2009)

Flip-chip bonding of vertical-cavity surface-emitting lasers using laser-induced forward transfer

*Appl. Phys. Lett.* (February 2014)

First level interconnection based on optimization of Cu stud bump for chip to chip package

*AIP Conf. Proc.* (December 2018)



Applied Physics Letters

Special Topics Open  
for Submissions

[Learn More](#)



# Superconducting flip-chip devices using indium microspheres on Au-passivated Nb or NbN as under-bump metallization layer

Cite as: Appl. Phys. Lett. **126**, 022601 (2025); doi: [10.1063/5.0235266](https://doi.org/10.1063/5.0235266)

Submitted: 26 August 2024 · Accepted: 3 December 2024 ·

Published Online: 13 January 2025



View Online



Export Citation



CrossMark

Achintya Paradkar,  Paul Nicaise,  Karim Dakrouy, Fabian Resare,  and Witlef Wiczorek<sup>a)</sup> 

## AFFILIATIONS

Department of Microtechnology and Nanoscience (MC2), Chalmers University of Technology, SE-412 96 Gothenburg, Sweden

<sup>a)</sup> Author to whom correspondence should be addressed: [witlef.wiczorek@chalmers.se](mailto:witlef.wiczorek@chalmers.se)

## ABSTRACT

Superconducting flip-chip interconnects are crucial for the three-dimensional integration of superconducting circuits in sensing and quantum technology applications. We demonstrate a simplified approach for a superconducting flip-chip device using commercially available indium microspheres and an in-house-built transfer stage for bonding two chips patterned with superconducting thin films. We use a gold-passivated niobium or niobium nitride layer as an under-bump metallization (UBM) layer between an aluminum-based superconducting wiring layer and the indium interconnect. At millikelvin temperatures, our flip-chip assembly can transport a supercurrent with tens of milliamperes, limited by the smallest geometric feature size and critical current density of the UBM layer and not by the indium interconnect. We show that the pressed indium interconnect itself can carry a supercurrent exceeding 1 A due to its large size of about 500  $\mu\text{m}$  diameter. Our flip-chip assembly does not require neither electroplating nor patterning of indium. The assembly process does not need a flip-chip bonder and can be realized with a transfer stage using a top chip with transparency or through-vias for alignment. These flip-chip devices can be utilized in applications that require few superconducting interconnects carrying large currents at millikelvin temperatures.

© 2025 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>). <https://doi.org/10.1063/5.0235266>

Superconducting flip-chip interconnects are pivotal in the integration of superconducting circuits for quantum computing<sup>1–5</sup> and sensing applications.<sup>6,7</sup> A commonly used method employs indium (In) bump bonding as In is superconducting below 3.4 K, ductile,<sup>8</sup> mechanically stable at cryogenic temperatures,<sup>1,2,7</sup> and resilient to thermal cycling<sup>7</sup> and reduces thermal stress between the top and bottom chips.<sup>8,9</sup> However, indium as a bonding material may diffuse into certain superconducting thin films, potentially degrading their superconducting properties. This issue arises when indium is bonded to aluminum (Al), which results in an intermetallic compound that exhibits non-superconducting behavior.<sup>10</sup> Therefore, a commonly used method is to add an under-bump metallization (UBM) layer between the In and Al layers to prevent this diffusion. The UBM layer is usually made with superconductors such as niobium nitride<sup>4,11</sup> or titanium nitride.<sup>1,12</sup> The UBM layer can potentially have a native oxide that must be removed before indium microbumps are deposited to make galvanic contact.

Indium microbumps are typically grown via electroplating<sup>9,13</sup> or evaporation<sup>1,4,5,13</sup> and face-to-face compression bonded using a


flip-chip bonder.<sup>1,4,5,14,15</sup> This technique is used in high-density three-dimensional packaging of integrated superconducting qubit processors with small In bumps to accommodate a large number of connections and a small (spacing  $\leq 10 \mu\text{m}$ ) and uniform (tilt  $\leq 100 \mu\text{rad}$ ) chip separation for scalability.<sup>4,5</sup> However, this approach requires an elaborate fabrication process and a high-precision flip-chip bonder. Alternative flip-chip bonding techniques have been developed to mitigate this problem,<sup>3,16</sup> but they do not provide a galvanic contact necessary for DC transport.

In our work, we present a simplified fabrication and assembly process for making a superconducting flip-chip connection between a superconducting Al wiring layer, which is a commonly used material for superconducting quantum circuits,<sup>1,2,4,5</sup> and a superconducting niobium nitride (NbN) or niobium (Nb) layer as the UBM layer. At temperatures in the range of a few tens of millikelvin to 1.2 K, i.e., the superconducting transition of Al, our flip-chip assembly using passivated UBM layers can carry a supercurrent of tens of mA, which is limited by the geometry of the patterned thin films and the current density of the utilized materials. Our approach targets applications

that require only a few superconducting connections, allowing for a larger indium bump size. We demonstrate that superconducting flip-chip devices can be assembled using commercially available  $300\ \mu\text{m}$  diameter indium microspheres<sup>17</sup> as the bond connection, which, when pressed to a flat cylinder of about  $500\ \mu\text{m}$  diameter, can carry a super-current of more than 1 A. The microspheres are placed manually on a bottom chip before pressing the bottom and a top chip together using a simple transfer stage,<sup>18</sup> provided that the top chip is made of a transparent substrate (e.g., sapphire used in this work) or contains through-vias for alignment.

Our flip-chip assembly approach uses indium microspheres, eliminating the need to grow and pattern indium microbumps. To connect to a superconducting Al thin film, we demonstrate flip-chip assemblies with the commonly used NbN.<sup>4,11</sup> Importantly, we also show that Nb can be used as a UBM layer, provided that it is capped with a thin Au layer to prevent oxidization. We choose Nb specifically because it exhibits a higher critical current density, which enables high-current devices such as on-chip magnetic traps<sup>19,20</sup> or on-chip solenoids,<sup>21</sup> and its lower intrinsic microwave losses are promising for high-Q superconducting resonators.<sup>22,23</sup> Au is chosen as the passivation layer because it mechanically strengthens the flip-chip bond,<sup>24</sup> and if an Au–In intermetallic compound is formed, it would also be superconducting at millikelvin temperatures.<sup>25</sup>

An overview of the flip-chip device is shown in Fig. 1. It consists of a bottom chip made from silicon and a top chip made from sapphire that allows for *in situ* alignment during assembly due to its transparency. The two chips are galvanically connected through indium microspheres of  $300\ \mu\text{m}$  diameter, which, after bonding, give a separation of below  $50\ \mu\text{m}$ , see Fig. 1(a). The bottom chip contains an Al wiring layer [Fig. 1(b)], which can be used, for example, to pattern a superconducting circuit. This chip contains large areas ( $1.5 \times 2\ \text{mm}^2$ ) for wire bonding to make external electrical connections to the chip. To make flip-chip interconnects, we pattern and deposit UBM pads on top of the Al layer, upon which we place indium microspheres that connect galvanically to the top chip. The top chip [Fig. 1(b)] consists of a superconducting layer, which can, for example, be shaped as a loop [see Fig. 1(d)] or other geometry. A completed flip-chip device is




**FIG. 1.** Schematic representation of a flip-chip device, showing (a) the side view after assembly and (b) the top view before assembly. (c) Photograph of an assembled flip-chip device wire bonded to a copper sample holder. (d) Optical image of a fabricated test structure on a sapphire substrate.

shown in Fig. 1(c). The fabrication process for thin films of Al ( $150\ \text{nm}$ ), Nb ( $50\ \text{nm}$ ), NbN ( $50\ \text{nm}$ ), and Au ( $5\ \text{nm}$ ) is described in detail in the [supplementary material S1](#).

We assembled our flip-chip devices using two different methods: an in-house-built transfer stage [Fig. 2(a)] and a commercial flip-chip bonder [Fig. 2(b)]. The former method is commonly used for the transfer of two-dimensional materials.<sup>18</sup> Both tools create a mechanically sturdy bond with a lateral alignment accuracy of a few micrometers. Details of the assembly procedure are described in the [supplementary material S2](#).

To make a galvanic and robust connection between the chips, we use commercially available 99.99% pure indium microspheres<sup>17</sup> [Fig. 2(c), right panel]. The microspheres have a diameter of  $300 \pm 5\ \mu\text{m}$  and a spheroid tolerance of 1.5%. Although In possesses a native oxide, it normally passivates at a few nanometers.<sup>26</sup> This oxide layer is easily broken during bonding, as In is malleable and deforms significantly when pressed. We typically use two microspheres per pad, but, in principle, a single microsphere per pad would suffice, which would then also allow the UBM pad size to be reduced, enabling us to realize more connections per chip. The applied pressure during the flip-chip bonding process flattens each  $300\ \mu\text{m}$ -diameter microspheres into a flat cylinder with a diameter of around  $500\ \mu\text{m}$ .

In general, the transfer stage achieved alignment accuracy ( $5\ \mu\text{m}$ ) similar to that of the flip-chip bonder ( $3\ \mu\text{m}$ ). However, the flip-chip bonder achieved a closer chip separation ( $20\ \mu\text{m}$ ) compared to the transfer stage ( $50\ \mu\text{m}$ ). The chip separation can be reduced in future devices using smaller indium microspheres. In addition, an average tilt of  $2\text{--}3\ \text{mrad}$  was obtained with both methods. The results presented in




**FIG. 2.** Schematic of the flip-chip assembly method and picture of the alignment crosses after bonding for (a) the transfer stage and (b) the flip-chip bonder. (c) The flip-chip device before and after bonding. Note that the colors on the bottom panel are light reflections of the surroundings. The close-up is an SEM image of an indium microsphere used for flip-chip bonding.

the remainder of this work were obtained using the commercial flip-chip bonder unless otherwise stated.

It is crucial to characterize the material composition and superconducting properties of the utilized UBM thin films in order to realize functioning superconducting flip-chip devices. To this end, we show measurements of the material composition of the UBM thin films using time-of-flight secondary ion mass spectrometry (TOF-SIMS) in order to analyze the potential oxidization of the non-passivated UBM thin films. Figure 3 presents TOF-SIMS depth-profiles of the UBM films, in the case of Nb/Au, NbN, and NbN/Au sputtered on the Al layer of the bottom chip and in the case of Nb sputtered directly on the sapphire substrate of the top chip. The films were analyzed a few weeks after exposure to air. The obtained SIMS data allow us to make qualitative statements about the material composition of the films (for more details, see the supplementary material S4).

We observe that non-passivated Nb and NbN films [Figs. 3(b) and 3(h)] exhibit native Nb oxides of different stoichiometry ( $\text{NbO}$ ,  $\text{NbO}_2$ , and  $\text{Nb}_2\text{O}_5$ ) in the surface region and rapidly decreasing in the bulk region. In contrast, Au-passivated films [Figs. 3(d) and 3(j)] show strong Au signals at the surface with minimal oxide presence [Figs. 3(e) and 3(k)], demonstrating effective passivation. The Nb and NbN layers in all samples demonstrate stable signals throughout the respective UBM film thickness [Figs. 3(a), 3(d), 3(g), and 3(j)]. A sharp increase in the Al signals marks the UBM-Al interface for the Nb/Au, NbN, and NbN/Au thin films and the UBM/sapphire interface for the Nb thin film.

To then characterize the superconducting properties of the UBM thin films, we patterned a test structure to determine the transition temperature  $T_c$  and the critical current  $I_c$  of the patterned passivated and non-passivated UBM thin films. The test structure is a long wire



**FIG. 3.** TOF-SIMS profiles of Nb, Nb/Au, NbN, and NbN/Au thin films acquired with 1 s intervals using  $\text{Cs}^+$  primary ions. The plots show the secondary ion rate as a function of sputtering time for key elements and compounds present in the samples. Top panels: UBM metallic ions; middle panels: native Nb oxide ions; bottom panels: Al ions from Al ground plane (for Nb/Au, NbN, and NbN/Au) or sapphire substrate (for Nb).


of 10  $\mu\text{m}$  width and 4740  $\mu\text{m}$  length with a loop of 200  $\mu\text{m}$  diameter in its middle [see Fig. 1(d)]. We performed electrical measurements inside a dilution refrigerator, allowing us to characterize samples down to millikelvin temperature. The details of the measurement setup and procedure are explained in the supplementary material S3.

Figure 4(a) shows the measured voltage and calculated resistance of the test structure as a function of temperature, measured with a bias current of 10  $\mu\text{A}$ . The thin films exhibit a normal-state resistance that is similar to values reported in the literature (see the supplementary material S5). A sharp transition in resistance is observed at the respective  $T_c$  (taken as the temperature at which the resistance is at least tenfold the residual resistance), indicating the onset of superconductivity. The respective  $T_c$  for the Nb and NbN thin films is 8.0 and 10.4 K, respectively, similar to the values reported in Refs. 27–29. However,  $T_c$  of our Nb film is lower than the bulk value of 9.3 K that was also observed in unpatterned thin Nb films.<sup>30</sup> We believe that this could be due to disorder in our film,<sup>31</sup> the presence of native oxides<sup>32</sup> [see Fig. 3(b)], or the geometric constrictions<sup>28</sup> in our test structure. The Au-passivated thin films show a  $T_c$  for Nb/Au and NbN/Au of 7.7 and 9.9 K, respectively, slightly lower than their non-passivated counterparts. We attribute this small reduction in  $T_c$  to the proximity effect<sup>33</sup> induced by the Au capping layer on Nb<sup>34</sup> or NbN.<sup>27</sup>

Figure 4(b) shows the dependence of the thin film's critical current on the sample temperature. We obtain a similar  $T_c$  as in the resistance measurements [Fig. 4(a)]. At temperatures approaching  $T_c$ ,  $I_c$  drops drastically, as expected. We fit the data assuming the simple two-fluid model<sup>35</sup> as ( $t = T/T_c$ )

$$I_c = I_{c0}(1 - t^4). \quad (1)$$

This fit agrees well with the data, as seen in Fig. 4(b). At a temperature of  $\sim 100$  mK, we determine  $j_c$  of the thin films to be 9.26 and 2.5  $\text{MA cm}^{-2}$  for Nb and NbN, respectively, similar to other works<sup>28,36</sup> (see the supplementary material S5). The determined  $j_c$  of Nb/Au ( $6.3 \text{ MA cm}^{-2}$ ) and NbN/Au ( $3.2 \text{ MA cm}^{-2}$ ) is close to their non-passivated counterparts. Note that we calculate the critical current density  $j_c$  of the thin films considering the relevant geometric feature size of the superconductor, and we assume bulk transport for Nb and NbN and screening transport for Al and In. For simplicity, we neglect the




**FIG. 4.** Measurements of superconducting thin films. (a) Voltage and resistance as a function of temperature at 10  $\mu\text{A}$  bias current. Below the  $T_c$  of the respective material, the measured voltage drops to the noise floor, which has been subtracted from the shown data. (b) Critical current and critical current density as a function of temperature. The solid line is a fit using Eq. (1).

influence of the proximitization from the metal layer on the current distribution in the UBM layer. Furthermore, we overlook the possibility of sheath transport that could occur in Nb thin films.

Having characterized the UBM thin films, we then assembled flip-chip devices as described earlier. Figure 5(a) shows the measured voltage and calculated resistance of the flip-chip devices as a function of temperature. The flip-chip devices that we patterned with NbN, NbN/Au, or Nb/Au as the UBM layer were fully superconducting at millikelvin temperatures and are, thus, useful devices for making superconducting flip-chip-based interconnects. In contrast, the non-passivated Nb-based flip-chip device showed a finite resistance of some Ohm at millikelvin temperatures. Thus, in the following, we will focus on discussing the functioning NbN, NbN/Au, and Nb/Au-based flip-chip devices.

In Fig. 5(a), we observe transitions at the  $T_c$  of the respective superconducting materials. At 1.25 K, all three flip-chip devices show a sharp increase in resistance, which marks the  $T_c$  of Al. We estimate a normal-state resistivity of Al to be between  $0.68$  and  $1.6 \mu\Omega \cdot \text{cm}$ , which is comparable to that reported in Ref. 37. The resistance of flip-chip devices that use Au-passivated UBM layers remains constant between the  $T_c$  of Al and another sharp transition in resistance at  $7.4$  K for the Nb/Au and  $10.0$  K for the NbN/Au flip-chip device. These temperatures mark the respective  $T_c$  of the utilized UBM thin films and are similar to those determined for the thin films only. Above their respective  $T_c$ , all flip-chip devices exhibit resistance values corresponding to their normal-state resistances, as observed for their respective thin films (see the supplementary material S5).

The non-passivated NbN flip-chip device shows an additional sharp increase in resistance at  $3.5$  K, which corresponds to the  $T_c$  of In. Given the geometry of our In microspheres, we expect their normal-state resistance to be some  $\text{n}\Omega$ , which is well below the observed resistance change. Instead, we attribute the finite resistance to the thin native oxide layer that forms on the surface of the non-passivated NbN film due to exposure to air. Figure 3(h) shows the presence of the  $\text{NbO}_x$  oxides NbO,  $\text{NbO}_2$ , and  $\text{Nb}_2\text{O}_5$  in the non-passivated NbN film. In contrast, oxide growth is effectively prevented in the Au-passivated NbN thin film [see Fig. 3(k)]. We assume that the  $\text{NbO}_x$  oxide layer acts as an insulator and estimate its resistivity to be of the order of  $10^6 \Omega \cdot \text{cm}$  (see the supplementary material S6), which is reasonable for  $\text{NbO}_2$  oxide.<sup>38</sup>  $\text{NbO}_2$  was also identified in Ref. 39 as



**FIG. 5.** Measurements of flip-chip devices. (a) Voltage and resistance as a function of temperature at  $100 \mu\text{A}$  bias current. Note that the voltage noise floor has been subtracted from the shown data. (b) Critical current and critical current density as a function of temperature.

a relevant oxide of superconducting NbN thin films. We assume that below the  $T_c$  of In, the NbN/ $\text{NbO}_x$ /In interface forms a superconductor-insulator-superconductor (SIS) connection and, thus, can transport a superconducting current below the critical current of the SIS connection. Using the Ambegaonkar–Baratoff equation, we estimate this critical current to be around  $2$  mA (see the supplementary material S6). Close to this value, we also observe a finite resistance step in a current-dependent measurement of the NbN flip-chip device (see the supplementary material S6). Above the  $T_c$  of In, the interface should behave as a metal-insulator-superconductor (NIS) connection. We then observe that the voltage decreases with an increase in temperature, which is similar to other NIS connections.<sup>40–42</sup> However, to support our interpretation, additional measurements would be required to clearly identify the non-linear behavior of the SIS or NIS junction via determining the current- and voltage-bias characteristics at different temperatures. This we leave to future work.

Figure 5(b) shows the temperature dependence of the critical current of the functioning flip-chip devices. The critical current behavior of the flip-chip devices is governed by the smallest superconducting structure on the flip-chip device, which, in our case, was the test structure on the top chip's UBM layer [see Fig. 1(d)]. The data are well described by Eq. (1), and the observed  $T_c$  values agree well with those determined from the data of Fig. 5(a). The flip-chip devices exhibit slightly lower  $T_c$  than their thin-film counterparts, which we attribute to the proximity effect due to the Al layer<sup>43</sup> below the respective UBM layer on each bottom chip. We infer a maximum  $I_c$  ( $j_c$ ) at  $\sim 100$  mK of  $28$  mA ( $5.6 \text{ MA cm}^{-2}$ ) and  $15$  mA ( $3.0 \text{ MA cm}^{-2}$ ) for the Nb/Au and NbN/Au flip-chip devices, respectively, similar to their thin-film counterparts (see the supplementary material S5).

We also determined the critical current of the indium microsphere-based interconnects (for details, see the supplementary material S7). To this end, we assembled a simplified flip-chip device using the transfer stage, with unpatterned chips of Nb/Au film chosen for its high critical current and absence of oxidation. Two In microspheres were placed on each bottom chip, while a third chip was pressed on top to establish a galvanic connection between the two bottom chips. We used 24 aluminum wire bonds per bond pad to allow the transport of large supercurrents. With this flip-chip device, we could run a supercurrent of up to  $2$  A (see the supplementary material S7) limited by the maximum output of the current source.

To conclude, we have presented a simple approach for superconducting flip-chip devices using  $300 \mu\text{m}$  diameter indium microspheres for bonding on Au-passivated Nb- or NbN-based UBM layers. Our assembly method achieves chip separations of  $20$ – $50 \mu\text{m}$  with a transversal alignment accuracy of better than  $5 \mu\text{m}$  and a tilt of  $2$ – $3$  mrad using either a transfer stage or a conventional flip-chip bonder. Smaller chip separations may be achieved using smaller indium microspheres, which would require a smaller pad size. This would also allow for patterning a larger number of pads, thus resulting in more superconducting interconnects per chip.

Our flip-chip assembly is suitable for high-current applications. The indium interconnects, with a pressed diameter of about  $500 \mu\text{m}$ , can carry currents exceeding  $1$  A at millikelvin temperatures. With patterned superconducting thin films, we have demonstrated that our flip-chip devices could run tens of mA at temperatures below the superconducting transition of Al, which was used as a wiring layer in the bottom chip. We found that although native oxides were present in

both non-passivated Nb and NbN flip-chip devices, only the latter were superconducting at millikelvin temperatures. An Au passivation layer enabled functioning Nb flip-chip devices, opening up the possibility for high-current applications since the critical current density of Nb is larger than that of NbN or Al.

The presented flip-chip devices are suitable for various superconducting devices, such as chip-based high-current magnetic traps<sup>19,20</sup> or solenoids,<sup>21</sup> efficient flux readout in SQUID-based sensors,<sup>20,44,45</sup> or transport of supercurrent to flux-tunable superconducting couplers.<sup>46,47</sup> Thus, our flip-chip devices can find applications in superconducting-based sensors<sup>6,7</sup> or superconducting quantum technologies.<sup>1–5,45</sup>

See the [supplementary material](#) for details on the microfabrication of flip-chip devices, their assembly, the measurement setup and procedure, additional TOF-SIMS data, collected data, and additional measurements and calculations.

The authors thank Marcus Rommel and Henrik Frederiksen for their support in microfabrication, Hanlin Fang and Thilo Bauch for technical support, and Per Malmberg for performing TOF-SIMS measurements. This work was supported in part by the Horizon Europe 2021–2027 framework program of the European Union under Grant Agreement No. 101080143 (SuperMeQ), the European Research Council under Grant No. 101087847 (ERC Consolidator SuperQLev), the Knut and Alice Wallenberg (KAW) Foundation through a Wallenberg Academy Fellowship (WW), and the Wallenberg Center for Quantum Technology (WACQT, AP). The devices were fabricated at Chalmers Myfab Nanofabrication Laboratory and analyzed in part at Chalmers Materials Analysis Laboratory (CMAL).

## AUTHOR DECLARATIONS

### Conflict of Interest

The authors have no conflicts to disclose.

### Author Contributions

**Achintya Paradkar:** Conceptualization (equal); Formal analysis (lead); Methodology (equal); Writing – original draft (equal); Writing – review & editing (equal). **Paul Nicaise:** Methodology (equal); Writing – original draft (equal); Writing – review & editing (supporting). **Karim Dakrouy:** Methodology (equal); Writing – original draft (equal); Writing – review & editing (supporting). **Fabian Resare:** Methodology (supporting); Writing – original draft (supporting); Writing – review & editing (supporting). **Witlief Wiczorek:** Conceptualization (equal); Supervision (lead); Writing – original draft (equal); Writing – review & editing (equal).

## DATA AVAILABILITY

The data that support the findings of this study are openly available in Zenodo at <https://doi.org/10.5281/zenodo.13377108> (Ref. 48).

## REFERENCES

<sup>1</sup>B. Foxen, J. Y. Mutus, E. Lucero, R. Graff, A. Megrant, Y. Chen, C. Quintana, B. Burkett, J. Kelly, E. Jeffrey *et al.*, “Qubit compatible superconducting interconnects,” *Quantum Sci. Technol.* **3**, 014005 (2018).

<sup>2</sup>D. Rosenberg, D. Kim, R. Das, D. Yost, S. Gustavsson, D. Hover, P. Krantz, A. Melville, L. Racz, G. O. Samach *et al.*, “3D integrated superconducting qubits,” *npj Quantum Inf.* **3**, 42 (2017).

<sup>3</sup>C. R. Conner, A. Bienfait, H.-S. Chang, M.-H. Chou, É. Dumur, J. Grebel, G. A. Peairs, R. G. Povey, H. Yan, Y. P. Zhong *et al.*, “Superconducting qubits in a flip-chip architecture,” *Appl. Phys. Lett.* **118**, 232602 (2021).

<sup>4</sup>S. Kosen, H.-X. Li, M. Rommel, D. Shiri, C. Warren, L. Grönberg, J. Salonen, T. Abad, J. Biznárová, M. Caputo *et al.*, “Building blocks of a flip-chip integrated superconducting quantum processor,” *Quantum Sci. Technol.* **7**, 035018 (2022).

<sup>5</sup>G. J. Norris, L. Michaud, D. Pahl, M. Kerschbaum, C. Eichler, J.-C. Besse, and A. Wallraff, “Improved parameter targeting in 3D-integrated superconducting circuits through a polymer spacer process,” *EPJ Quantum Technol.* **11**, 5 (2024).

<sup>6</sup>N. S. DeNigris, J. A. Chervenak, S. R. Bandler, M. P. Chang, N. P. Costen, M. E. Eckart, J. Y. Ha, C. A. Kilbourne, and S. J. Smith, “Fabrication of flexible superconducting wiring with high current-carrying capacity indium interconnects,” *J. Low Temp. Phys.* **193**, 687–694 (2018).

<sup>7</sup>T. J. Lucas, J. P. Biesecker, W. B. Doriese, S. M. Duff, G. C. Hilton, J. N. Ullom, M. R. Vissers, and D. R. Schmidt, “Indium bump process for low-temperature detectors and readout,” *J. Low Temp. Phys.* **209**, 293–298 (2022).

<sup>8</sup>M. Plötner, G. Sadowski, S. Rzepka, and G. Blasek, “Aspects of indium solder bumping and indium bump bonding useful for assembling cooled mosaic sensors,” *Microelectron. Int.* **8**, 27–30 (1991).

<sup>9</sup>Q. Huang, G. Xu, Y. Yuan, X. Cheng, and L. Luo, “Development of indium bumping technology through AZ9260 resist electroplating,” *J. Micromech. Microeng.* **20**, 055035 (2010).

<sup>10</sup>K. Wade and A. Banister, *The Chemistry of Aluminium, Gallium, Indium and Thallium*, 1st ed., Pergamon Texts in Inorganic Chemistry Vol. 12 (Pergamon Press, Oxford, UK, 1973), p. 107.

<sup>11</sup>R. G. Gordon, X. Liu, R. N. Broomhall-Dillard, and Y. Shi, “Highly conformal diffusion barriers of amorphous niobium nitride,” *MRS Proc.* **564**, 335 (1999).

<sup>12</sup>C. Thomas, J.-P. Michel, E. Deschaseaux, J. Charbonnier, R. Souil, E. Vermande, A. Campo, T. Farjot, G. Rodriguez, G. Romano *et al.*, “Superconducting routing platform for large-scale integration of quantum technologies,” *Mater. Quantum Technol.* **2**, 035001 (2022).

<sup>13</sup>M. Volpert, L. Roulet, J.-F. Boronat, I. Borel, S. Pocas, and H. Ribot, “Indium deposition processes for ultra fine pitch 3D interconnections,” in *Proceedings 60th Electronic Components and Technology Conference (ECTC)* (IEEE, 2010), pp. 1739–1745.

<sup>14</sup>P. Kozłowski, K. Czuba, K. Chmielewski, J. Ratajczak, J. Branas, A. Korczyk, K. Regiński, and A. Jasik, “Indium-based micro-bump array fabrication technology with added pre-reflow wet etching and annealing,” *Materials* **14**, 6269 (2021).

<sup>15</sup>R. Das, V. Bolkhovskiy, C. Galbraith, D. Oates, J. Plant, R. Lambert, S. Zarr, R. Rastogi, D. Shapiro, M. Docanto, T. Weir, and L. Johnson, “Interconnect scheme for die-to-die and die-to-wafer-level heterogeneous integration for high-performance computing,” in *IEEE 69th Electronic Components and Technology Conference (ECTC)* (IEEE, 2019), pp. 1611–1621.

<sup>16</sup>K. J. Satzinger, C. R. Conner, A. Bienfait, H.-S. Chang, M.-H. Chou, A. Y. Cleland, É. Dumur, J. Grebel, G. A. Peairs, R. G. Povey *et al.*, “Simple non-galvanic flip-chip integration method for hybrid quantum systems,” *Appl. Phys. Lett.* **114**, 173501 (2019).

<sup>17</sup>CAPLINQ, see <https://www.caplinq.com/solder-spheres.html> for “In 100 pure indium solder spheres.”

<sup>18</sup>Q. Zhao, T. Wang, Y. K. Ryu, R. Frisenda, and A. Castellanos-Gomez, “An inexpensive system for the deterministic transfer of 2D materials,” *J. Phys. Mater.* **3**, 016001 (2020).

<sup>19</sup>M. G. Latorre, A. Paradkar, D. Hambraeus, G. Higgins, and W. Wiczorek, “A chip-based superconducting magnetic trap for levitating superconducting microparticles,” *IEEE Trans. Appl. Supercond.* **32**, 1–5 (2022).

<sup>20</sup>M. G. Latorre, G. Higgins, A. Paradkar, T. Bauch, and W. Wiczorek, “Superconducting microsphere magnetically levitated in an anharmonic potential with integrated magnetic readout,” *Phys. Rev. Appl.* **19**, 054047 (2023).

<sup>21</sup>A. L. Graninger, M. R. Longo, M. Rennie, R. Shiskowski, K. Mercurio, M. Lilly, and C. H. Smith, “Superconducting on-chip solenoid for Josephson junction characterization,” *Appl. Phys. Lett.* **115**, 032601 (2019).

<sup>22</sup>J. Verjauw, A. Potocnik, M. Mongillo, R. Acharya, F. Mohiyaddin, G. Simion, A. Pacco, T. Ivanov, D. Wan, A. Vanleenhove, L. Souriau, J. Jussot, A. Thiam,

- J. Swerts, X. Piao, S. Couet, M. Heyns, B. Govoreanu, and I. Radu, "Investigation of microwave loss induced by oxide regrowth in high-Q niobium resonators," *Phys. Rev. Appl.* **16**, 014018 (2021).
- <sup>25</sup>M. V. P. Altoé, A. Banerjee, C. Berk, A. Hajr, A. Schwartzberg, C. Song, M. Alghadeer, S. Aloni, M. J. Elowson, J. M. Kreikebaum, E. K. Wong, S. M. Griffin, S. Rao, A. Weber-Bargioni, A. M. Minor, D. I. Santiago, S. Cabrini, I. Siddiqi, and D. F. Ogletree, "Localization and mitigation of loss in niobium superconducting circuits," *PRX Quantum* **3**, 020312 (2022).
- <sup>24</sup>R. N. Das, J. Yoder, D. Rosenberg, D. Kim, D. Yost, J. Mallek, D. Hover, V. Bolkhovskoy, A. Kerman, and W. Oliver, "Cryogenic qubit integration for quantum computing," in *IEEE 68th Electronic Components and Technology Conference (ECTC)* (IEEE, 2018), pp. 504–514.
- <sup>25</sup>D. Hamilton, C. Raub, B. Matthias, E. Corenzwit, and G. Hull, "Some new superconducting compounds," *J. Phys. Chem. Solids* **26**, 665–667 (1965).
- <sup>26</sup>H. Schoeller and J. Cho, "Oxidation and reduction behavior of pure indium," *J. Mater. Res.* **24**, 386–393 (2009).
- <sup>27</sup>K. S. Il'in, A. Stockhausen, M. Siegel, A. D. Semenov, H. Richter, and H.-W. Hübers, "Nb HEB for THz radiation: Technological issues and proximity effect," in *Proceedings of the 19th International Symposium on Space Terahertz Technology (ISSTT 2008)* (NRAO library, 2008), pp. 367–372, see <https://www.nrao.edu/meetings/isstt/2008.shtml>.
- <sup>28</sup>Y. W. Kim, Y. H. Kahng, J.-H. Choi, and S.-G. Lee, "Critical properties of submicrometer-patterned Nb thin film," *IEEE Trans. Appl. Supercond.* **19**, 2649–2652 (2009).
- <sup>29</sup>D. Niepce, "Superinductance and fluctuating two-level systems loss and noise in disordered and non-disordered superconducting quantum devices," Ph.D. thesis (Chalmers University of Technology, 2020).
- <sup>30</sup>K. R. Joshi, S. Ghimire, M. A. Tanatar, A. Datta, J.-S. Oh, L. Zhou, C. J. Kopas, J. Marshall, J. Y. Mutus, J. Slaughter *et al.*, "Quasiparticle spectroscopy, transport, and magnetic properties of Nb films used in superconducting transmon qubits," *Phys. Rev. Appl.* **20**, 024031 (2023).
- <sup>31</sup>T. Freitas, J. Gonzalez, V. Nascimento, A. Takeuchi, and E. Passamani, "Negative magnetoresistance in sputtered niobium thin films grown on silicon substrates," *Curr. Appl. Phys.* **17**, 1532–1538 (2017).
- <sup>32</sup>M. David Henry, S. Wolfley, T. Monson, B. G. Clark, E. Shaner, and R. Jarecki, "Stress dependent oxidation of sputtered niobium and effects on superconductivity," *J. Appl. Phys.* **115**, 083903 (2014).
- <sup>33</sup>G. Deutscher and P. G. de Gennes, "Proximity effects," in *Superconductivity*, edited by R. D. Parks (Marcel Dekker, Inc., New York, 1969), Vol. 1.
- <sup>34</sup>M. C. de Ory, D. Rodriguez, M. T. Magaz, V. Rollano, D. Granados, and A. Gomez, "Low loss hybrid Nb/Au superconducting resonators for quantum circuit applications," [arXiv:2401.14764](https://arxiv.org/abs/2401.14764) (2024).
- <sup>35</sup>M. Tinkham, *Introduction to Superconductivity*, 2nd ed. (Dover Publications, Mineola, NY, 2004).
- <sup>36</sup>K. Il'in, M. Siegel, A. Semenov, A. Engel, and H. Hubers, "Critical current of Nb and NbN thin-film structures: The cross-section dependence," *Phys. Status Solidi C* **2**, 1680–1687 (2005).
- <sup>37</sup>L. Sun, F. Dai, J. Zhang, J. Luo, C. Xie, J. Li, and H. Lei, "The electrical resistivities of nanostructured aluminium films at low temperatures," *J. Phys. D* **50**, 415302 (2017).
- <sup>38</sup>R. Janninck and D. Whitmore, "Electrical conductivity and thermoelectric power of niobium dioxide," *J. Phys. Chem. Solids* **27**, 1183–1187 (1966).
- <sup>39</sup>S. Krause, V. Afanas'ev, V. Desmaris, D. Meledin, A. Pavolotsky, V. Belitsky, A. Lubenschenko, A. Batrakov, M. Rudziński, and E. Pippel, "Ambient temperature growth of mono- and polycrystalline NbN nanofilms and their surface and composition analysis," *IEEE Trans. Appl. Supercond.* **26**, 1–5 (2016).
- <sup>40</sup>D. Golubev and L. Kuzmin, "Nonequilibrium theory of a hot-electron bolometer with normal metal-insulator-superconductor tunnel junction," *J. Appl. Phys.* **89**, 6464–6472 (2001).
- <sup>41</sup>F. Giazotto, T. T. Heikkilä, A. Luukanen, A. M. Savin, and J. P. Pekola, "Opportunities for mesoscopes in thermometry and refrigeration: Physics and applications," *Rev. Mod. Phys.* **78**, 217–274 (2006).
- <sup>42</sup>B. Karimi, Y.-C. Chang, and J. P. Pekola, "Low temperature characteristics of the metal-superconductor nis tunneling thermometer," *J. Low Temp. Phys.* **207**, 220–225 (2022).
- <sup>43</sup>A. Zehnder, P. Lerch, S. P. Zhao, T. Nussbaumer, E. C. Kirk, and H. R. Ott, "Proximity effects in Nb/Al–AlO<sub>x</sub>–Al/Nb superconducting tunneling junctions," *Phys. Rev. B* **59**, 8875–8886 (1999).
- <sup>44</sup>M. G. Latorre, J. Hofer, M. Rudolph, and W. Wieczorek, "Chip-based superconducting traps for levitation of micrometer-sized particles in the Meissner state," *Supercond. Sci. Technol.* **33**, 105002 (2020).
- <sup>45</sup>P. Schmidt, R. Claessen, G. Higgins, J. Hofer, J. J. Hansen, P. Asenbaum, M. Zemlicka, K. Uhl, R. Kleiner, R. Gross, H. Huebl, M. Trupke, and M. Aspelmeyer, "Remote sensing of a levitated superconductor with a flux-tunable microwave cavity," *Phys. Rev. Appl.* **22**, 014078 (2024).
- <sup>46</sup>Y. Chen, C. Neill, P. Roushan, N. Leung, M. Fang, R. Barends, J. Kelly, B. Campbell, Z. Chen, B. Chiaro *et al.*, "Qubit architecture with high coherence and fast tunable coupling," *Phys. Rev. Lett.* **113**, 220502 (2014).
- <sup>47</sup>Z. Niu, W. Gao, X. He, Y. Wang, Z. Wang, and Z.-R. Lin, "DC flux crosstalk reduction with dual flux line," *Appl. Phys. Lett.* **124**, 254002 (2024).
- <sup>48</sup>A. Paradkar, P. Nicaise, K. Dakrouy, F. Resare, and W. Wieczorek (2024). "Superconducting flip-chip devices using indium microspheres on Au-passivated Nb or NbN as under-bump metallization layer (v1.0)," Zenodo. <https://doi.org/10.5281/zenodo.13377108>