



An 8-Way E-Band GaAs Power Amplifier Utilizing Shared-Ground Vias

Downloaded from: <https://research.chalmers.se>, 2026-06-06 23:24 UTC

Citation for the original published paper (version of record):

Liu, Z., Kaval, G., Vissers, R. et al (2026). An 8-Way E-Band GaAs Power Amplifier Utilizing Shared-Ground Vias. 2026 IEEE Topical Conference on RF Microwave Power Amplifiers for Radio and Wireless Applications Pawr 2026: 93-96. <http://dx.doi.org/10.1109/PAWR69496.2026.11408576>

N.B. When citing this work, cite the original published paper.

© 2026 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, or reuse of any copyrighted component of this work in other works.

An 8-Way E-Band GaAs Power Amplifier Utilizing Shared-Ground Vias

Zhiyi Liu^{*1}, Göksu Kaval^{*#2}, Rob Vissers^{*3}, Gregor Lasser^{*4}

^{*}Microwave Electronics Laboratory, Chalmers University of Technology, Sweden

[#]Gotmic AB, Sweden

{¹zhiyi.liu, ²kaval, ³robvis, ⁴gregor.lasser}@chalmers.se, ²goksu.kaval@gotmic.se

Abstract—In this paper, an 8-way 3-stage E-band gallium arsenide (GaAs) power amplifier utilizing shared-ground vias is presented. To save area, the ground vias of neighboring transistors are shared, while keeping the gate and drain connections separate. This requires careful de-embedding of the via influence in the transistor model as is outlined in this paper. In measurements, the PA has more than 10 dB small signal gain covering from 60 to 81.4 GHz and at 78 GHz produces 28 dBm of output power with a maximum PAE of 27.1%.

Index Terms—power amplifier, E-band, MMIC, gallium arsenide, shared-ground transistor, compact size

I. INTRODUCTION

The application of E-band frequencies (71-76 GHz, 81-86 GHz) for point-to-point communication by the Federal Communications Commission (FCC) is a significant part of wireless communication technologies. These frequencies can provide wider bandwidth, which enables high-speed, long-range wireless communications[1].

While current CMOS technology offers drastic price reductions, and large-scale integration compared to III-V technologies, it cannot develop high output power and competing noise figures at mm-wave frequencies like GaAs pHEMT/mHEMT[2] or GaN.

In this paper, an 8-way compact E-band GaAs PA using shared-ground vias is presented. Since the commercial foundry model does include ground vias, we demonstrate a simulation approach that can build an appropriate custom model by de-embedding the vias of the foundry model. We show how to design a matching network utilizing multiple ports of this custom transistor, maintaining amplitude and phase balance between the ports using slots in the wide output matching network to reduce loss.

II. DESIGN AND ANALYSIS

Fig. 1 shows the schematic and layout structure of the circuit. The PA consists of 3 stages, where the first driver-stage transistors are biased with 2 V drain voltage for high transconductance to achieve high gain while the last two-stages transistors are biased with 4 V drain voltage for high output power. To achieve higher gain, all the transistors are biased with gate voltage at the highest transconductance point. Sixteen $2 \times 50 \mu\text{m}$ transistors are combined at the last stage while eight $2 \times 50 \mu\text{m}$ and two $4 \times 75 \mu\text{m}$ transistors are used in the second and first stages, respectively. The




Fig. 1. Implemented E-band PA MMIC: (a) schematic; (b) chip photo

circuit is fabricated on 150mm GaAs wafers using the WIN Semiconductors PP10-20 pHEMT platform. The core of this technology is a 160 GHz f_t , $0.1 \mu\text{m}$ -gate D-mode transistor and is qualified for 4 V operation.

A. Shared ground via modeling

Ground vias in Monolithic Microwave Integrated Circuits (MMICs) design cannot be placed too close to each other due to design rules, which lead to a large chip area. Therefore, to minimize the chip area, overlapping vias or allowing transistors to share ground vias can be an effective solution.

However, the Process Design Kit (PDK) does not provide for a transistor without source vias so a custom configuration




Fig. 2. Shared-ground via transistor model. (a) The layout of the shared-ground transistor. (b) transformer-based de-embedding

cannot simply be constructed from via-free two-finger transistors and source via pads. Instead, we here use an approach solely based on simulations in Advanced Design System (ADS) to obtain a workable model, as is exemplified in Fig. 2b: 1). To create a model for a 4-finger transistor with two gate and two drain ports we start with two standard 2-finger transistors. To create a third port to allow for de-embedding of the source via, we use ideal 1:1 transformers components in ADS, which due to their ideal Y-parameter implementation also allow for dc-bias to pass. 2) We then de-embed the effect of the source vias with the ADS de-embedding component. The effect of the vias is simulated based on ADS Momentum. 3) Then we connect those source-via-free transistors to three joint vias.

In this approach we construct eight $2 \times 50 \mu\text{m}$ transistors with internal source vias to be used in the final stage of this PA while still having four individual gate and drain bias ports to verify amplitude and phase balance within the transistor, as discussed next.

With the new model of transistors supporting individual gate and drain ports in simulation, it becomes easier to observe the current distribution compared to using a large transistor from the foundry model. This is particularly beneficial at very high frequency where the gate width can no longer be neglected in terms of wavelength. In this design, a very wide transmission




Fig. 3. The influence of balancing slots on the transmission coefficients of the output power combiner. (a) combiner unit. (b) Loss of combiner. (c) phase imbalance.




Fig. 4. Measurement setup

line ($W = 600 \mu\text{m}$) is used in both the inter-stage matching network and output matching network (OMN), where the width is larger than a quarter wavelength, resulting in different current between the edge and middle transistors. Therefore, observing the current distribution when doing the simulation helps check the stability and bias status of the transistors in the design process.

B. Output matching network balancing

The OMN is primarily designed for load impedance matching based on load pull analysis. Since sixteen $2 \times 50 \mu\text{m}$ transistors are used in the final stage, the load impedance becomes very small. In this case, a low-impedance transmission line is implemented for impedance matching, which results in a very wide transmission line. Due to the asymmetrical structure of the edge-neighboring port, the trace paths from the combining port (Port 1) to Ports 2–3, as

TABLE I
COMPARISON OF GaAs PAs

Reference	Topology	Frequency (GHz)	Gain (dB)	Psat (dBm)	PAE _{max} (%)	Chip size (mm ²)
[3]	GaAs 6-way power combining	71-76	18.1 (3-stage)*	28	15	2.5 × 1.7
[4]	InGaAs 4-way balanced power combining	60-90	35 (3-stage)	14.5	7.4	4.5 × 2
[5]	GaAs stacked structure	55-64	22 (3-stage)	25	15	2 × 1.6
[6]	GaAs 8-way power combining	92-102	27 (5-stage)	27	12.5	3 × 3
[7]	GaAs 4-way power combining	71-76	18 (4-stage)	27	22	2 × 3
This work	GaAs 8-way power combining	60-81.4	13.2 (3-stage)	28	27.1	3 × 1.9

* estimate from the paper

shown in Fig.3a, are unequal. This asymmetry introduces phase and amplitude imbalance across the transistors, leading to increased loss and potential instability. To solve the instability issues, odd-mode stability resistors are added between neighboring ports. To improve the phase imbalance, slots are designed between the ports to equalize the electrical length. Since the whole branch structure is symmetrical, the slots between Port 2-3 and port 4-5 are tuned. The loss of the network is calculated by

$$Loss = 1 - \sum_{i=2}^5 |S_{i1}|^2 \quad (1)$$

, where port1-5 are terminated with effective load impedance to minimize the reflection coefficient in the simulation. As shown in Fig. 3b, using slots of different lengths helps reduce network loss. As illustrated in Fig. 3c, this approach also improves phase imbalance across the frequency range. In this design, a slot length of $L = 20\mu m$ is used.

III. MEASUREMENT RESULTS

Fig. 5 presents the small signal simulation and measurement results. In the small-signal measurement setup, the S-parameters are calibrated using a probe calibration substrate, and a 20-dB attenuator is connected in series at the output to protect the measurement instrument. The measured small signal gain can reach 13.2 dB with both input and output reflection coefficients below -7 dB. The small signal bandwidth can cover from 60 - 81.4 GHz, maintaining a gain above 10 dB. A ripple is observed in measured S_{22} , which is attributed to the 20 dB attenuator which influence the calibration accuracy. The deviation in S_{11} between simulation and measurement may be due to the inaccuracy of the first-stage 4×75 transistor model.

The large signal measurement setup in WR-12 is shown in Fig. 4. The continuous wave (CW) signal is generated by a Keysight N5242b PNA-X which drives an external E-band source extender that multiplies the input signal frequency by a factor of six. To provide adequate input power for a saturated operation of the PA, a commercial E-band PA, SBP-6038533026-1212-E1, with a 22dBm 1dB compression point, is used in the setup. The input power of the device under test (DUT) is calibrated by a power sensor at the output of the driver while de-embedding the loss of the probe. A 20 dB attenuator is used at the output of the DUT to protect the




Fig. 5. Simulation and measurement of S-parameter




Fig. 6. Large signal measurement. (a) Gain and PAE vs. output power at different frequencies. (b) Output power, gain and PAE at peak PAE point.

extender. The PA is mounted on a printed circuit board (PCB) and connected to the DC supply via wire bonding and cable.

The PA delivers 28 dBm output power with a peak PAE of 27.1% @78 GHz as shown in Fig. 6. Table 1 shows the comparison of GaAs PAs. Although the gain of this PA is lower than other designs, it still provides good performance on output power and PAE.

IV. CONCLUSION

In this paper, an 8-way 3-stage compact E-band gallium arsenide (GaAs) power amplifier utilizing shared-ground vias is presented. A compact output matching network is used to combine 8 shared-ground-vias transistors. A method to obtain a custom transistor model with multiple gate and drain ports from PDK data is presented and balancing slots are

used to improve the loss and phase imbalance in the output matching networks. The small signal gain is above 10 dB with a bandwidth of 60-81 GHz and the size of the core circuit is $3.0 \times 1.9 \text{ mm}^2$. Based on the large signal measurement results, this PA can deliver 28 dBm output power with a peak PAE of 27.1% @78 GHz.

REFERENCES

- [1] L. Chen, L. Zhang, L. Zhang, and Y. Wang, "A compact E-band PA with 22.37% PAE, 14.29 dbm output power and 26 db power gain with efficiency enhancement at power back-off," in *Proc. IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, 2019, pp. 183–186. doi: 10.1109/RFIC.2019.8701855.
- [2] A. Barabi, N. Ross, A. Wolfman, O. Shaham, and E. Socher, "A +27 dbm Psat 27 db gain W-band power amplifier in 0.1 μm GaAs," in *Proc. IEEE MTT-S International Microwave Symposium (IMS)*, 2018. doi: 10.1109/MWSYM.2018.8439854.
- [3] E. Camargo, J. Schellenberg, L. Bui, and N. Estella, "Power GaAs MMICs for E-band communications applications," in *Proc. IEEE MTT-S International Microwave Symposium (IMS)*, 2014, pp. 1–4. doi: 10.1109/MWSYM.2014.6848537.
- [4] B. Schoch, A. Tessmann, S. Wagner, and I. Kalfass, "E-band balanced broadband driver amplifier MMIC with 1.8 THz gain-bandwidth product," in *Proc. German Microwave Conference (GeMiC)*, 2020, pp. 9–12.
- [5] M. Gavell, I. Angelov, M. Ferndahl, and H. Zirath, "A high voltage mm-wave stacked HEMT power amplifier in 0.1 μm InGaAs technology," in *Proc. IEEE MTT-S International Microwave Symposium*, 2015, pp. 1–3. doi: 10.1109/MWSYM.2015.7166754.
- [6] A. Barabi, N. Ross, A. Wolfman, O. Shaham, and E. Socher, "A +27 dbm Psat 27 db gain W-band power amplifier in 0.1 μm GaAs," in *Proc. IEEE MTT-S International Microwave Symposium (IMS)*, 2018. doi: 10.1109/MWSYM.2018.8439854.
- [7] M. Gavell, G. Granström, C. Fager, S. E. Gunnarsson, M. Ferndahl, and H. Zirath, "An E-band analog predistorter and power amplifier MMIC chipset," *IEEE Microwave and Wireless Components Letters*, vol. 28, no. 1, pp. 31–33, 2018. doi: 10.1109/LMWC.2017.2768519.