



A Low-Power Cryogenic Low-Noise Amplifier for the Next-Generation Quantum Computers

Downloaded from: <https://research.chalmers.se>, 2026-06-16 04:45 UTC

Citation for the original published paper (version of record):

Rebelo, N., Bergsten, J., Pourkabirian, A. et al (2026). A Low-Power Cryogenic Low-Noise Amplifier for the Next-Generation Quantum Computers. *Physica Status Solidi (A) Applications and Materials Science*, 223(11). <http://dx.doi.org/10.1002/pssa.202501018>

N.B. When citing this work, cite the original published paper.

A Low-Power Cryogenic Low-Noise Amplifier for the Next-Generation Quantum Computers

Nelson Rebelo^{1,2}  | Johan Bergsten¹ | Arsalan Pourkabirian¹ | Niklas Wadefalk¹ | Jan Grahn²

¹Low Noise Factory AB, Gothenburg, Sweden | ²Department of Microtechnology and Nanoscience, Chalmers University of Technology, Gothenburg, Sweden

Correspondence: Nelson Rebelo (rebelo@lownoisefactory.com)

Received: 28 November 2025 | **Revised:** 16 April 2026 | **Accepted:** 17 April 2026

Keywords: cryogenic | gate-recess length | InP HEMT LNA | low power | quantum computing

ABSTRACT

Next generation of quantum computers calls for reduced dc power dissipation of the cryogenic low-noise amplifier (LNA) applied in reading out the superconducting qubits. This article reports on processing and evaluation of a 100-nm gate length indium phosphide high electron mobility transistor (InP HEMT) technology used in the design of such LNAs. InP HEMTs with size of $4 \times 50 \mu\text{m}$ were measured on-wafer by DC and S-parameter characterization. Device noise performance was indirectly evaluated by measuring and modeling the gain and noise of a three-stage hybrid 4–8 GHz cryogenic LNA equipped with the InP HEMTs. When operating the LNA at a DC power of 2.1 mW, the InP HEMT LNA average noise temperature was 1.4 K with an average gain of 41.6 dB. The minimum noise temperature of the InP HEMT was estimated to be 1.1 K at 6 GHz. The performance achieved for the InP HEMT LNA is comparable to the LNAs currently used in quantum computing while requiring only 27% of the DC power consumption. Small-signal modeling of the InP HEMT suggested that this was due to a low output conductance associated with a large gate-recess length used in device fabrication.

1 | Introduction

The indium phosphide (InP) high-electron mobility transistor (HEMT) is used in cryogenic low-noise amplifiers (LNAs) for applications ranging from radio astronomy [1] to superconducting quantum computing [2]. For the latter case, the InP HEMT LNA is employed for reading out qubits at frequencies normally between 4 and 8 GHz at the 4 K stage in the cryostat [3]. As future quantum computers are foreseen to handle large numbers of qubits, many more InP HEMT LNAs are expected than today. Since these are the most power-hungry components in the dilution refrigerator, the DC power consumption of the InP HEMT LNA therefore risks limiting quantum system upscaling [4]. At present, InP HEMT LNAs operated at normal bias in quantum computing may consume up to 10 mW each [5]. Fortunately, there are several approaches to reduce the DC power of the InP HEMT LNA towards and even below 1 mW.

Low-power operation for qubit readout has recently been reported based on optimization of the InP HEMT heterostructure, the LNA design itself, and the operation of the LNA [6–9]. However, amplifying qubits at low DC power normally comes at a cost in degraded gain and noise of the InP HEMT LNA, which cannot always be tolerated from a quantum system perspective.

This work presents a 100 nm gate-length InP HEMT technology for low-power cryogenic LNAs for reading out qubits in superconducting quantum computing. The $4 \times 50 \mu\text{m}$ InP HEMTs were evaluated at 4 K in a three-stage hybrid LNA. Compared to industrial state-of-the-art, the InP HEMT LNA demonstrated similar performance in gain and noise at nearly fourfold reduction in DC power [5]. Small-signal analysis suggested that this was due to a low output conductance of the InP HEMT, which was a consequence of the use of a large gate-recess length in device fabrication.

This is an open access article under the terms of the [Creative Commons Attribution](https://creativecommons.org/licenses/by/4.0/) License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

© 2026 The Author(s). *physica status solidi (a)* applications and materials science published by Wiley-VCH GmbH.

2 | Device Technology

The epitaxial structure was grown by molecular beam epitaxy on a 100-mm diameter semi-insulating InP substrate. The epitaxial stack, from bottom to top, consisted of a 500-nm thick $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ buffer, a 15-nm pseudomorphic $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ channel, a 9-nm $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ barrier, a 4-nm InP etch stopper, and finally a 20-nm n^+ $\text{In}_{0.52}\text{Ga}_{0.47}\text{As}$ cap layer. In the barrier, a single Si δ -doping layer was introduced 5 nm from the top of the channel which defined the spacer thickness of the InP HEMT. The amount of Si δ -doping was calibrated to obtain a two-dimensional electron gas (2DEG) concentration of $3 \times 10^{12} \text{ cm}^{-2}$ in the channel. The InP layer served the dual purpose of providing etch selectivity during gate-recess formation [10] and passivating the InAlAs barrier surface. More details of the design of the epitaxial stack can be found in Ref. [7].

The fabrication process is summarized in Figure 1. Device isolation was carried out by a mesa wet chemical etch using phosphoric acid (Figure 1a). Prior to ohmic contact deposition, the gate recess was wet etched using a succinic acid/ H_2O_2 solution (Figure 1b). This so-called recess-first approach prevented adverse electrochemical etching of the semiconductor surface in the presence of metals resulting in a high uniformity of the gate-recess region [11]. Alloyed ohmic contacts for source and drain were formed by evaporation of a Ni/Ge/Au/Pt/Au sequence followed by a rapid thermal anneal (Figure 1c). At 300 K, the sample had a contact resistance of $0.02 \Omega \cdot \text{mm}$ and a sheet resistance of $60 \Omega/\square$ using a source-drain distance of $1.2 \mu\text{m}$.

T-shaped gates were defined by a two-step electron beam lithography process, which separately exposed the gate foot and the

gate hat (Figure 1d). This enabled precise control of the 100-nm gate length. A gate metal stack of Pt/Ti/Pt/Au was deposited by electron-beam evaporation. A metal contact stack of Ti/Au was then evaporated. During the subsequent device passivation of 150 nm thick silicon nitride by plasma-enhanced chemical vapor deposition at 270°C (Figure 1e), the Pt gate metal diffused through the InP etch stop layer into the barrier thus defining the gate-to-channel distance. The process was finished with the electroplating of Au air bridges which allowed fabrication of multi-finger InP HEMTs (Figure 1f). Individual InP HEMTs were prepared by wafer thinning, scribing, and breaking.

In Figure 2, a scanning transmission electron microscope (STEM) image is shown for one of the four gate fingers of the $4 \times 50 \mu\text{m}$ InP HEMT. A well-defined 100 nm-gate length is observed. From higher magnification pictures using STEM, the gate-to-channel distance was estimated to be 6 nm. The gate recess in Figure 2 shows a high uniformity with a length of almost 600 nm, which is twice as large as in our previous work [7]. Moreover, the gate alignment offset seen in Figure 2 is a consequence of the first-recess approach used in processing. Since two of the gate fingers will be aligned towards the source and two towards the drain, the slight offset in gate alignment of the InP HEMT is not believed to influence the results here.

3 | Characterization

3.1 | DC Measurements

DC characterization of $4 \times 50 \mu\text{m}$ InP HEMTs was performed on-wafer at 300 and 4 K using a Lakeshore CRX-4K cryogenic probe




FIGURE 1 | Schematic of processing steps in $4 \times 50 \mu\text{m}$ InP HEMT fabrication: (a) device isolation, (b) gate-recess etch, (c) ohmic deposition and annealing, (d) gate and metal contact deposition, (e) passivation, and (f) air bridge formation.




FIGURE 2 | STEM cross-section of a 100-nm gate length InP HEMT highlighting InGaAs channel, gate recess, gate stack, and device passivation.




FIGURE 3 | Drain current versus drain voltage with gate voltage from 0 to 0.6 V in 0.1 V steps at 300 K (red line) and 4 K (blue line) for a $4 \times 50 \mu\text{m}$ InP HEMT. The bias region used in modeling is shown.

station. In Figure 3, the drain current versus drain(-source) voltage for 300 and 4 K is plotted. The output characteristic shows a substantial change upon cooling, with maximum drain current rising from 520 to 650 mA/mm at a gate(-source) voltage of 0.6 V. The InP HEMT on-resistance decreases from 0.65 to $0.44 \Omega\text{mm}$ which to a major part is due to the much higher mobility of InGaAs at 4 K compared to 300 K, 60,000, and $11,000 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, respectively. At 4 K, a kink is seen at around 0.3 V drain voltage. Such behavior in output current at relatively high drain current densities is typical for cryogenic InP HEMTs in the absence of an InP etch stop layer [11]. The observation of a kink in Figure 3 is therefore probably related to the use of a large gate-recess length for the InP HEMT. As explained below in Sec. 3.2, the kink will not be of any concern in the cryogenic LNA testing.

Figure 4 shows the transfer characteristics and the DC transconductance of the InP HEMT. The threshold voltage is -0.1 V at 300 K and 0.05 V at 4 K, meaning that there is a positive threshold voltage shift from depletion to enhancement mode upon cooling. For a drain voltage of 0.225 V when comparing 300 and 4 K, the transconductance increases by 33% from 800 to 1100 mS/mm, respectively. A peak transconductance of 1200 mS/mm is observed at 4 K for a drain voltage of 0.3 V. The steep rise in




FIGURE 4 | Drain current (solid line) and transconductance (dashed line) versus gate voltage with drain voltage from 0.1 to 0.4 V in 0.1 V steps at 300 K (red) and 4 K (blue) for a $4 \times 50 \mu\text{m}$ InP HEMT.




FIGURE 5 | Drain current (filled line) and gate current (dotted line) versus gate voltage with drain voltage of 0.1, 0.3, and 0.5 V at 300 K (red) and 4 K (blue) for a $4 \times 50 \mu\text{m}$ InP HEMT.

DC transconductance versus gate voltage at 4 K is typical for a low-noise transistor.

The drain current in logarithmic scale versus gate voltage is presented in Figure 5. A subthreshold swing of 12 mV/dec is found for a drain voltage of 0.1 V at 4 K. In Figure 5, the gate current is also plotted for 300 and 4 K. At a gate voltage of -0.4 V , the gate current is reduced by cooling, from 0.2 to $0.04 \mu\text{A}/\text{mm}$. The influence from such a gate current level on the noise performance of the cryogenic InP HEMT is negligible at typical qubit readout frequencies [1].

In Figure 6, the drain current and output conductance for gate voltages of 0.15, 0.20, and 0.25 V are plotted at 4 K. Such biases are representative for the operation of the InP HEMT in the cryogenic LNA testing described in Section 3.2. A low drain current density and output conductance in Figure 6 are essential for low-noise operation of the InP HEMT LNA at reduced DC power [12].

3.2 | HEMT LNA Testing

The InP HEMT displays extremely low noise values under cryogenic conditions. Therefore, direct noise parameter




FIGURE 6 | Drain current (filled line) and output conductance (dashed line) versus drain voltage with gate voltage of 0.15, 0.2, and 0.25 V at 4 K for a $4 \times 50 \mu\text{m}$ InP HEMT.

measurements are difficult and unreliable. In this study, the noise of the InP HEMT was instead evaluated indirectly by measuring gain and noise at 4 K for a three-stage 4–8 GHz hybrid LNA equipped with the $4 \times 50 \mu\text{m}$ InP HEMTs. The noise of the InP HEMT could then be extracted by simulating the noise and gain of the LNA using a small-signal noise model (Sec. 3.3) [13].

The noise measurement of the cryogenic InP HEMT LNA was carried out by the Y-factor method using the cold attenuator technique [14]. This method provides a fast and relatively accurate determination of the (equivalent input) noise temperature for a wideband cryogenic LNA [15]. The largest uncertainty in noise temperature originates from the determination of the physical temperature of the attenuator just before the LNA in the cryostat. In the setup used here, the temperature sensor was attached to the 20 dB attenuator [11]. We estimate the total noise uncertainty to 0.3 K [16] with a measurement repeatability of 0.05 K. In Ref. [17], independent noise measurements carried out at National Institute of Standards and Technology for the same type of cryogenic LNA used here showed good agreement with the noise temperature obtained by our method.

The individual $4 \times 50 \mu\text{m}$ InP HEMTs were mounted and then wire-bonded in the hybrid LNA. The three stages were biased identically at low gate voltages and drain current densities where no anomalies in output current were present, see circled region in Figure 3, thus permitting the use of the small-signal noise model. Since the gain for each stage was high, the noise of the LNA was dominated by the first InP HEMT [18].

Figure 7 demonstrates measured gain and noise at 4 K for the InP HEMT LNA biased at four different levels of DC power. At a DC power dissipation of 7.8 mW corresponding to a drain voltage of 0.44 V and drain current density of 22 mA/mm for each InP HEMT, the average gain and noise temperature for the LNA are 46.9 dB and 1.4 K, respectively. These numbers are comparable to state of the art [19]. At 2.1 mW (drain voltage of 0.22 V and drain current density of 12 mA/mm for each InP HEMT), the LNA still exhibits an average gain and noise temperature of 41.6 dB and 1.4 K, respectively. Compared to a DC power of 7.8 mW representative for LNAs in today’s quantum computing [5], this implies that the InP HEMT LNA can be operated at 3.7




FIGURE 7 | Gain (red line) and noise (blue line) for a three-stage InP HEMT LNA at 4 K. LNA DC power of 0.3 mW (dotted-dashed line), 1 mW (dashed line), 2.1 mW (full line), and 7.8 mW (dotted line).

times lower DC power consumption without penalty in noise and only 5.3 dB reduction in gain. At 1 mW DC power, (drain voltage of 0.04 V and drain current density of 8.3 mA/mm for each InP HEMT), the LNA has average gain and noise of 38 dB and 2.2 K. At 0.3 mW (drain voltage of 0.07 V and drain current density of 5 mA/mm for each InP HEMT), the LNA average gain and noise temperature are 28.3 dB and 2.7 K, respectively. This is a slight improvement compared to our previous results reported in Ref. [20].

3.3 | InP HEMT Noise Extraction

S-parameter measurements were performed on wafer from 100 MHz to 67 GHz using the cryogenic probe station described in Section 3.1. The measurements were conducted at the same bias conditions and temperature as for the InP HEMTs in the LNA testing (Section 3.2). From the measured S-parameters, small-signal model parameters were extracted based upon the procedure in Ref. [21]. In short, the method uses three S-parameter measurements to extract all the model parameters: one-pinned cold HEMT measurement to obtain the parasitic capacitances, one forward cold HEMT measurement to extract the parasitic inductances and resistances, and finally, the active HEMT bias point measurement used in LNA operation. Intrinsic HEMT parameters in the model can then be extracted. These were used to build the Pospieszalski equivalent circuit noise model [22] as shown in Figure 8. In Figure 9, it is seen that the model agrees very well with the S-parameter measurements with an rms error of 3.45%. Numerical small-signal model parameters of a $4 \times 50 \mu\text{m}$ InP HEMT at 4 K run at 12 mA/mm drain current density (corresponding to 2.1 mW DC power consumption of the LNA) are presented in Table 1.

The result from the equivalent circuit modeling was integrated into an AWR Microwave Office model of the InP HEMT LNA used to simulate the gain and noise. The simulations and measurements depicted in Figure 10 for the InP HEMT LNA run at 2.1 mW DC power show excellent agreement justifying the extraction of the minimum noise temperature [22], representing the noise in the InP HEMT. A value of 1.1 K at 6 GHz was found. The data from Figure 10 allowed us to extract the equivalent drain temperature [22], an empirical noise model parameter




FIGURE 8 | Pospieszalski equivalent circuit model for the InP HEMT [22].

which was determined to be 230 K for the InP HEMT. Here, the equivalent gate temperature in the model was set to 10 K, considering the self-heating effect in the HEMT [13].

4 | Discussion

In Table 2, the gain and noise performance for the InP HEMT LNA in this work is compared with previously reported 4–8 GHz cryogenic LNAs [5, 19, 20, 23–26]. It is concluded that the LNA fabricated in this work exhibits gain and noise comparable or even somewhat better than state of the art. Compared to HEMT LNAs used in today’s quantum computing [5], the LNA here demonstrates similar performance in gain and noise at 3.7 times lower power dissipation.

Compared to our previous studies [6, 12], Table 1 demonstrates a much lower (intrinsic) output conductance for the InP HEMTs fabricated here. This is also seen in the DC output conductance in Figure 6. As a result, the ratio of transconductance to output




FIGURE 10 | Gain (red line) and noise (blue line) for a three-stage InP HEMT LNA at 4K operated at 2.1 mW DC power operation. Measured (full line) and simulated (dashed line) curves from equivalent circuit model.

conductance was high at low drain current density (>16 at 12 mA/mm, and >11 at 5 mA/mm) [12]. Because of its low output conductance, the InP HEMT in the cryogenic LNA can sustain a low noise temperature with high gain at low power dissipation, as seen in Table 2.

A plausible explanation for the low output conductance in this study is the use of a large gate-recess length in the HEMT. Here, 600 nm was used compared to 300 nm in Ref. [7]. As shown in Refs. [27] and [28], the output conductance of the InP HEMT decreases for increased gate-recess length, resulting in a higher transconductance-output conductance ratio. The disadvantage of




FIGURE 9 | S-parameter measurements for InP HEMT at 2.1 mW bias (red dots) and small-signal model (blue lines). S12 and S21 are scaled to better fit the Smith chart.

TABLE 1 | Intrinsic small-signal parameters of the equivalent circuit model for a $4 \times 50 \mu\text{m}$ InP HEMT device at 12 mA/mm drain current density corresponding to an LNA DC power dissipation of 2.1 mW. Ambient temperature of 4 K.

R_s (Ω)	R_d (Ω)	R_g (Ω)	C_{gs} (fF)	C_{gd} (fF)	C_{ds} (fF)	g_m (mS)	g_{ds} (mS)	R_i (Ω)	R_j (Ω)
1.25	1.47	0.6	105.4	39.6	53.2	138.7	8.6	2.4	5.6

TABLE 2 | Benchmarking of 4–8 GHz cryogenic LNAs.

Ref.	Technology	Average Gain (dB)	Average Noise Temp. (K)	DC Power (mW)
[5]	InP HEMT	42	1.5	7.8
[19]	InP HEMT	44.0	1.6	4.2
[20]	InP HEMT	23	3.2	0.3
[23]	InP HEMT	23.2	2.0	0.1
[24]	GaAs pHEMT	40	6.0	15.0
[25]	SiGe HBT	27.5	3.2	1.0
[26]	GaAs mHEMT	31	2.7	7.8
This work	InP HEMT	28.3	2.7	0.3
	InP HEMT	41.6	1.4	2.1
	InP HEMT	46.9	1.4	7.8




FIGURE 11 | Relative noise contributions in the InP HEMT LNA at 6 GHz and 4 K.

using an enlarged recess length in the gate region is an increased source resistance (R_s) which will be detrimental for noise performance. As mentioned in Section 3.3, R_s was obtained from a forward cold measurement [21] when recording the HEMT S-parameters at 4 K. The equivalent circuit is then simplified to a series combination of parasitic inductors and resistors where R_s can be derived by looking at the common-source configuration. The standard deviation of the extracted R_s was 0.06 Ω from 100 MHz to 50 GHz. We estimate that the increased gate-recess length used here doubled the source resistance from 0.64 to 1.25 Ω for the InP HEMT at 4 K. However, for a cryogenic InP HEMT, the noise contribution from parasitic elements such as source resistance is negligible compared to the HEMT channel noise [11]. The relative contributions of the noise sources in the InP HEMT LNA used in this work are shown in the histogram in Figure 11. The various noise contributions were obtained from simulations (in Microwave Office) at 6 GHz and at 4 K for the specific InP HEMT LNA used in this work. In Figure 11, the

noise in the cryogenic InP HEMT LNA is dominated by the channel noise (g_{ds} in Figure 8). We simulated the noise for the InP HEMT LNA in Figure 10 using $R_s = 0.64 \Omega$. Compared to $R_s = 1.25 \Omega$, LNA noise was reduced with 0.048 K at 6 GHz, which is clearly within the noise uncertainty. As a result, device noise is expected to only marginally be affected by the larger gate-recess length. Nonetheless, it will result in a more surface-sensitive InP HEMT as confirmed in Figure 3 by a relatively small output current at large gate voltages together with the observation of the kink effect. This calls for an efficient device passivation process when using a large gate-recess length.

5 | Conclusion

A 100-nm gate length InP HEMT technology for cryogenic LNAs in superconducting quantum computing has been described.

Discrete $4 \times 50 \mu\text{m}$ devices were tested in a 4–8 GHz three-stage hybrid cryogenic LNA at a DC power of 2.1 mW. The InP HEMT LNA average gain and noise temperature at 4 K were 41.6 dB and 1.4 K, respectively. The minimum noise temperature of the InP HEMT was extracted to be 1.1 K at 6 GHz. It is proposed that the low-power operation yielding low noise and high gain for the InP HEMT LNA was due to a low device output conductance which was related to a large gate-recess length of 600 nm used in device fabrication. The InP HEMT LNA in this study was operated at 27% of the DC power used in today's superconducting quantum computing systems while maintaining essentially unchanged noise and almost the same gain.

Acknowledgments

The authors acknowledge the Swedish Foundation for Strategic Research (SSF) and its industrial PhD student program for funding this research. Device fabrication was performed at the Nanofabrication Laboratory, and the on-wafer cryogenic measurements were conducted at the Kollberg Laboratory, both at the Department of Microtechnology and Nanoscience, Chalmers University of Technology. Special thanks to Estefany Santana for LNA assembly and measurements, and to Drs. Peter Sobis and Jörgen Stenarson for guidance and valuable input throughout this work. This research has been carried out in WiTECH Center in a joint project financed by Vinnova, Chalmers, Low Noise Factory, Virginia Diodes, RISE, and AAC Omnisys.

Funding

Stiftelsen för Strategisk Forskning (ID22-0053).

Conflicts of Interest

The authors declare no conflicts of interest.

Data Availability Statement

The datasets generated and analyzed during this study are available from the corresponding authors upon reasonable requests.

References

- M. W. Pospieszalski, "Cryogenic Amplifiers for Jansky Very Large Array Receivers," in *2012 19th International Conference on Microwaves, Radar & Wireless Communications*, (2012): 748–751, <https://doi.org/10.1109/MIKON.2012.6233589>.
- J. C. Bardin, D. H. Slichter, and D. J. Reilly, "Microwaves in Quantum Computing," *IEEE Journal of Microwaves* 1, no. 1 (2021): 403–427, <https://doi.org/10.1109/JMW.2020.3034071>.
- P. Krantz, M. Kjaergaard, F. Yan, T. P. Orlando, S. Gustavsson, and W. D. Oliver, "A Quantum Engineer's Guide to Superconducting Qubits," *Applied Physics Reviews* 6, no. 2 (2019), <https://doi.org/10.1063/1.5089550>.
- H. Riel, "Quantum Computing Technology," in *2021 IEEE International Electron Devices Meeting (IEDM)*. (2021): 1.3.1–1.3.7, <https://doi.org/10.1109/IEDM19574.2021.9720538>.
- Low Noise Factory, *LNF-LNC4_8G Data Sheet* (Low Noise Factory, 2025), https://lownoiseactory.com/product/lnf-lnc4_8g/.
- Y. Zeng, J. Stenarson, P. Sobis, N. Wadefalk, and J. Grahn, "Sub-mW Cryogenic InP HEMT LNA for Qubit Readout," *IEEE Transactions on Microwave Theory and Techniques* 72, no. 3 (2024), <https://doi.org/10.1109/TMTT.2023.3312471>.
- J. Li, J. Bergsten, A. Pourkabirian, and J. Grahn, "Investigation of Noise Properties in the InP HEMT for LNAs in Qubit Amplification: Effects from Channel Indium Content," *IEEE Journal of the Electron Devices Society* 12 (2024): 243–248, <https://doi.org/10.1109/JEDS.2024.3371905>.
- J. Li, A. Pourkabirian, J. Bergsten, N. Wadefalk, and J. Grahn, "Influence of Spacer Thickness on the Noise Performance in InP HEMTs for Cryogenic LNAs," *IEEE Electron Device Letters* 43, no. 7 (2022): 1029–1032, <https://doi.org/10.1109/LED.2022.3178613>.
- F. Heinz, F. Thome, and A. Leuther, "A Cryogenic Four-Channel C-Band Low-Noise Amplifier MMIC in 50-Nm Metamorphic High-Electron-Mobility-Transistor Technology," in *2023 IEEE/MTT-S International Microwave Symposium - IMS 2023* (2023): 127–130, <https://doi.org/10.1109/IMS37964.2023.10188065>.
- G. C. DeSalvo, W. F. Tseng, and J. Comas, "Etch Rates and Selectivities of Citric Acid/Hydrogen Peroxide on GaAs, Al_{0.3}Ga_{0.7}As, In_{0.2}Ga_{0.8}As, In_{0.53}Ga_{0.47}As, In_{0.52}Al_{0.48}As, and InP," *Journal of The Electrochemical Society* 139, no. 3 (1992): <https://doi.org/10.1149/1.2069311>.
- J. Li, *Epitaxial Optimization of InP High Electron Mobility Transistors in Low-Noise Amplifiers for Qubit Readout* (Chalmers University of Technology, 2024), 2025, <https://research.chalmers.se/en/publication/542675>.
- E. Cha, N. Wadefalk, G. Moschetti, A. Pourkabirian, J. Stenarson, and J. Grahn, "InP HEMTs for Sub-mW Cryogenic Low-Noise Amplifiers," *IEEE Electron Device Letters* 41, no. 7 (2020): 1005–1008, <https://doi.org/10.1109/LED.2020.3000071>.
- J. Schlee, H. Rodilla, N. Wadefalk, P.-Å. Nilsson, and J. Grahn, "Characterization and Modeling of Cryogenic Ultralow-Noise InP HEMTs," *IEEE Transactions on Electron Devices* 60, no. 1 (2013): 206–212, <https://doi.org/10.1109/TED.2012.2227485>.
- J. L. Cano, N. Wadefalk, and J. D. Gallego-Puyol, "Ultra-Wideband Chip Attenuator for Precise Noise Measurements at Cryogenic Temperatures," *IEEE Transactions on Microwave Theory and Techniques* 58, no. 9 (2010): 2504–2510, <https://doi.org/10.1109/TMTT.2010.2058276>.
- N. Wadefalk, A. Mellberg, I. Angelov, et al., "Cryogenic Wide-Band Ultra-Low-Noise IF Amplifiers Operating at Ultra-Low DC Power," *IEEE Transactions on Microwave Theory and Techniques* 51, no. 6 (2003), <https://doi.org/10.1109/TMTT.2003.812570>.
- J. Randa, E. Gerecht, D. Gu, and R. L. Billinger, "Precision Measurement Method for Cryogenic Amplifier Noise Temperatures Below 5 K," *IEEE Transactions on Microwave Theory and Techniques* 54, no. 3 (2006), <https://doi.org/10.1109/TMTT.2005.864107>.
- D. Gu, J. Randa, R. Billinger, and D. K. Walker, "Measurement and Uncertainty Analysis of a Cryogenic Low-Noise Amplifier with Noise Temperature Below 2 K," *Radio Science* 48, no. 3 (2013): 344–351, <https://doi.org/10.1002/rds.20039>.
- H. T. Friis, "Noise Figures of Radio Receivers," *Proceedings of the IRE* 32, no. 7 (1944): 419–422, <https://doi.org/10.1109/JRPROC.1944.232049>.
- J. Schlee, G. Alestig, J. Halonen, et al., "Ultralow-Power Cryogenic InP HEMT With Minimum Noise Temperature of 1 K at 6 GHz," *IEEE Electron Device Letters* 33, no. 5 (2012): 664–666, <https://doi.org/10.1109/LED.2012.2187422>.
- E. Cha, N. Wadefalk, G. Moschetti, A. Pourkabirian, J. Stenarson, and J. Grahn, "A 300- μW Cryogenic HEMT LNA for Quantum Computing," in *2020 IEEE/MTT-S International Microwave Symposium (IMS)*. (2020): 1299–1302, <https://doi.org/10.1109/IMS30576.2020.9223865>.
- N. Rorsman, M. Garcia, C. Karlsson, and H. Zirath, "Accurate Small-Signal Modeling of HFET's for Millimeter-Wave Applications," *IEEE Transactions on Microwave Theory and Techniques* 44, no. 3 (1996): 432–437, <https://doi.org/10.1109/22.486152>.

22. M. W. Pospieszalski, "Extremely Low-Noise Amplification with Cryogenic FETs and HFETs: 1970–2004," *IEEE Microwave Magazine* 6, no. 3 (2005): 62–75, <https://doi.org/10.1109/MMW.2005.1511915>.
23. Y. Zeng, J. Li, J. Stenarson, P. Sobis, and J. Grahn, "100- μ W Cryogenic HEMT LNAs for Quantum Computing," in *2023 18th European Microwave Integrated Circuits Conference (EuMIC)*, (2023): 71–74, <https://doi.org/10.23919/EuMIC58042.2023.10288982>.
24. Z. Guo, D. Sun, P. Huang, et al., "A C-Band Cryogenic Gallium Arsenide Low-Noise Amplifier for Quantum Applications," *Chip* 4, no. 4 (2025): <https://doi.org/10.1016/j.chip.2025.100146>.
25. W.-T. Wong, M. Hosseini, H. Rucker, and J. C. Bardin, "A. 1 mW Cryogenic LNA Exploiting Optimized SiGe HBTs to Achieve an Average Noise Temperature of 3.2 K from 4-8 GHz," in *2020 IEEE/MTT-S International Microwave Symposium (IMS)* (2020): 181–184, <https://doi.org/10.1109/IMS30576.2020.9224049>.
26. F. Heinz, F. Thome, and A. Leuther, "Monolithically Integrated C-Band Low-Noise Amplifiers for Use in Cryogenic Large-Scale RF Systems," *IEEE Transactions on Microwave Theory and Techniques* 72, no. 4 (2024): 2442–2451, <https://doi.org/10.1109/TMTT.2023.3340519>.
27. S. Cao, R. Feng, B. Wang, T. Liu, P. Ding, and Z. Jin, "Impact of Gate Offset in Gate Recess on DC and RF Performance of InAlAs/InGaAs InP-Based HEMTs," *Chinese Physics B* 31, no. 5 (2022), <https://doi.org/10.1088/1674-1056/ac464f>.
28. R. Feng, B. Wang, S. Cao, et al., "Impact of Symmetric Gate-Recess Length on the DC and RF Characteristics of InP HEMTs," *Chinese Physics B* 31, no. 1 (2022): <https://doi.org/10.1088/1674-1056/ac364d>.