Verification of Operation Sequences in Process Simulate by Connecting a Formal Verification Tool
Paper in proceeding, 2009

It is very advantages to use virtual techniques for testing and developing new hardware and software systems. It is cost effective since no real machine or manufactory system is needed. It is safe since there are no real components that can be damaged. Simulation is a fast design method since the time can go faster then real time and the machine can be set to desired machine states without time consumption. Novel concepts can be tested prior to manufacturing. However, it is of greatest importance that the virtual model can be trusted so that the results of the development and tests can be directly transferred to a real system without any manual last minute changes. Testing all possible scenarios within a system by simulation is an ambiguous task and is impossible to do with todays complex systems. The present paper introduces a method for combining virtual development and simulation techniques with tools for formal verification methods. The aim is to enable the use of formal verification techniques and by doing that guaranteeing a correct system behavior.

Virtual production

Formal verification

Production preparation

Discrete event systems

Author

[Person f1a94b39-3867-48b4-96c1-b469ec90f515 not found]

Chalmers, Signals and Systems, Systems and control

[Person a4940e24-b5e5-4184-bb17-e2a0d8041af9 not found]

[Person c6e6c5aa-c947-4edf-90b0-880d37fa90d1 not found]

[Person e2d87107-8ac1-494a-83fc-97f8dedd8fe2 not found]

2009 IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION, Christchurch, NEW ZEALAND, DEC 09-11, 2009

Vol. 1-3 1207-1212
978-1-4244-4706-0 (ISBN)

Subject Categories

Electrical Engineering, Electronic Engineering, Information Engineering

ISBN

978-1-4244-4706-0

More information

Created

10/6/2017