A Methodology for Modeling Dynamic and Static Power Consumption
Paper in proceeding, 2016

System designers and application programmers must consider trade-offs between performance and energy. Making energy-aware decisions when designing an application or runtime system requires quantitative information about power consumed by different processor components. We present a methodology to model static and dynamic power consumption of individual cores and the uncore components, and we validate our power model for both sequential and parallel benchmarks at different voltage-frequency pairs on an Intel Haswell platform. Our power models yield the following insights about energy-efficient scaling. (1) We show that uncore energy accounts for up to 74% of total energy. In particular, uncore static energy can be as high as 61% of total energy, potentially making it a major source of energy inefficiency. (2) We find that the frequency at which an application expends the lowest energy depends on how memory-bound it is. (3) We demonstrate that even though using more cores may improve performance, the energy consumed by stalled cores during serial portions of the program can make using fewer cores more energy-efficient.

Energy Characterization

Static and Dynamic Power

Power Modeling

Author

Bhavishya Goel

Chalmers, Computer Science and Engineering (Chalmers), Computer Engineering (Chalmers)

Sally A McKee

Chalmers, Computer Science and Engineering (Chalmers), Computer Engineering (Chalmers)

Proceedings - 2016 IEEE 30th International Parallel and Distributed Processing Symposium, IPDPS 2016

273-282 7516023
978-150902140-6 (ISBN)

Areas of Advance

Information and Communication Technology

Driving Forces

Sustainable development

Subject Categories

Computer and Information Science

DOI

10.1109/IPDPS.2016.118

ISBN

978-150902140-6

More information

Created

10/7/2017