Cascode signal driver with low harmonic content
Patent, 2004

A method and apparatus for minimizing harmonic content in a digital signal driver circuit are disclosed. A digital input signal applied to an input node generates a corresponding digital output in a circuit with two or more MOS devices in cascode connection with each other. The slew rate of one or more edge transitions associated with the output signal are controlled using one or more parasitic capacitances associated with the fabrication of two or more cascode connected MOS devices. The two or more cascode connected MOS devices may further each have gate electrodes connected to a fixed potential so as to minimize said harmonic content. A control signal may further be applied to each gate electrode to turn off a leakage current path between source and drain electrodes. Harmonics may further be controlled by limiting a conductance between gate electrodes and fixed potentials using an active or passive device.


Lars Svensson

Chalmers, Department of Computer Engineering

Sven Mattisson

Telefonaktiebolaget L M Ericsson

US6744294 (B1)

US20000567015 20000509

Subject Categories

Computer and Information Science

More information

Latest update