Low-Power 400-Gbps Soft-Decision LDPC FEC for Optical Transport Networks
Artikel i vetenskaplig tidskrift, 2016

We present forward error correction systems based on soft-decision low-density parity check (LDPC) codes for applications in 100–400-Gbps optical transport networks. These systems are based on the low-complexity “adaptive degeneration” decoding algorithm, which we introduce in this paper, along with randomly-structured LDPC codes with block lengths from 30 000 to 60 000 bits and overhead (OH) from 6.7% to 33%. We also construct a 3600-bit prototype LDPC code with 20% overhead, and experimentally show that it has no error floor above a bit error rate (BER) of 10−15 using a field-programmable gate array (FPGA)-based hardware emulator. The projected net coding gain at a BER of 10−15 ranges from 9.6 dB at 6.7% OH to 11.2 dB at 33% OH. We also present application-specific integrated circuit synthesis results for these decoders in 28 nm fully depleted silicon on insulator technology, which show that they are capable of 400-Gbps operation with energy consumption of under 3 pJ per information bit.

Application-specific integrated circuit (ASIC) synthesis

low-density parity-check (LDPC) codes

low power

forward error correction (FEC)

Författare

Kevin Cushon

Chalmers, Data- och informationsteknik, Datorteknik

Per Larsson-Edefors

Chalmers, Data- och informationsteknik, Datorteknik

Peter Andrekson

Chalmers, Mikroteknologi och nanovetenskap (MC2), Fotonik

Journal of Lightwave Technology

0733-8724 (ISSN)

Vol. 34 18 4304-4311

Styrkeområden

Informations- och kommunikationsteknik

Ämneskategorier

Annan elektroteknik och elektronik

DOI

10.1109/JLT.2016.2598440

Mer information

Skapat

2017-10-08