Lutsig: A Verified Verilog Compiler for Verified Circuit Development
Paper i proceeding, 2021

We report on a new verified Verilog compiler called Lutsig. Lutsig currently targets (a class of) FPGAs and is capable of producing technology mapped netlists for FPGAs. We have connected Lutsig to existing Verilog development tools, and in this paper we show how Lutsig, as a consequence of this connection, fits into a hardware development methodology for verified circuits in the HOL4 theorem prover. One important step in the methodology is transporting properties proved at the behavioral Verilog level down to technology mapped netlists, and Lutsig is the component in the methodology that enables such transportation.


Andreas Lööw

Chalmers, Data- och informationsteknik, Formella metoder

Proceedings of the 10th ACM SIGPLAN International Conference on Certified Programs and Proofs

International Conference on Certified Programs and Proofs
, ,


Data- och informationsvetenskap



Mer information