Development of the high performance DSP architecture for the RSFQ interference canceller
Paper i proceeding, 2004

A new architecture and a new design method have been developed for the implementation of an RSFQ Successive Interference Canceller. The architecture is based on the complete pipe-lining of the operations with dynamic on-chip memory and bit-parallel processing. The design method is based on the fixed RSFQ schematic library having such an important features like arbitrary connectivity within a library and stable timing parameters. The hardware complexity is evaluated for the case of the 48 simultaneously operated channels in fading multipath environment transmitting at rate 300 Kb/s.

Författare

Anna Kidiyarova-Shevchenko

Chalmers, Mikroteknologi och nanovetenskap (MC2)

Konstantin Platov

Chalmers, Mikroteknologi och nanovetenskap (MC2), Kvantkomponentfysik

Hongxia Zhao

Chalmers, Signaler och system, Kommunikations- och antennsystem, Kommunikationssystem

Elena Tolkacheva

Chalmers, Mikroteknologi och nanovetenskap (MC2), Kvantkomponentfysik

Irina Kataeva

Chalmers, Mikroteknologi och nanovetenskap (MC2)

Institute of Physics Conference Series

0951-3248 (ISSN)

Vol. 181 187-194

Ämneskategorier

Elektroteknik och elektronik

Mer information

Skapat

2017-10-07