IP Prefix Lookup at OC-768 Rate on Reconfigurable Hardware
Paper i proceeding, 2002

This paper reports on the design of an IPv4 prefix lookup engine that supports 166 million lookups per second, and an estimated 850k prefix entries. It also supports dynamic table update operations that can be issued from an external controller. The design employs a prefix search algorithm that is fine-tuned for hardware implementation. It takes advantage of pipelining and utilizes one FPGA chip and seven ZBT® SRAM chips. We have implemented this engine as an HDL core in Verilog.

Longest Prefix Match

IP routing

Författare

Kasra Haghighi

Chalmers, Signaler och system, Kommunikationssystem, informationsteori och antenner, Kommunikationssystem

Saied Hosseini Khayat

9th Intl. Conf. on Telecommunication, ICT2002

Ämneskategorier

Telekommunikation

Mer information

Skapat

2017-10-07