A Novel Speculative Pseudo-Parallel \Delta\Sigma Modulator
Paper i proceeding, 2015
We present a novel speculative pseudo-parallel \Delta\Sigma modulator structure, which almost halves the logic depth
of the critical path in the pseudo-parallel Hatami structure. Following Hatami, our modulator calculates a block of n consecutive output bits in parallel, and then employs a parallelserial interface to output the bits at n times the modulator clock frequency. We circumvent the block-to-block dependence, which limits the clock speed of the Hatami structure, by speculatively calculating the outputs based on all possible output values of the
previous block, and then selecting the correct one. We present cost and performance estimates for an initial implementation of the modulator, synthesized towards an FPGA and an ASIC technology.