RSFQ Digital Signal Processor for Interference Cancellation
Paper i proceeding, 2004

RSFQ high performance Digital Signal processor capable to perform up to 13 13-bit fixed-point GMACS/s has been designed for use in Successive Interference Canceller in WCDMA wireless systems. The performance of the processor has been verified by numerical simulations and VHDL simulation using accurate modelling of the RSFQ gates. Components of the processor, 4x4 parallel multiplier 5x20 parallel dynamic memory and various control registers have been designed and experimentally tested.

RSFQ

Multiply-Accumulate unit

Successive Interference Canceller

Författare

Irina Kataeva

Chalmers, Mikroteknologi och nanovetenskap (MC2), Fasta tillståndets elektronik

Hongxia Zhao

Chalmers, Signaler och system, Kommunikationssystem, informationsteori och antenner, Kommunikationssystem

Henrik Engseth

Chalmers, Mikroteknologi och nanovetenskap (MC2), Fasta tillståndets elektronik

Elena Tolkacheva

Chalmers, Mikroteknologi och nanovetenskap (MC2), Fasta tillståndets elektronik

Anna Kidiyarova-Shevchenko

Chalmers, Mikroteknologi och nanovetenskap (MC2), Fasta tillståndets elektronik

Applied superconductivity conference

Ämneskategorier

Fysik

Mer information

Skapat

2017-10-06