CMOS compatible on-chip decoupling capacitor based on vertically aligned carbon nanofibers
Artikel i vetenskaplig tidskrift, 2015

On-chip decoupling capacitor of specific capacitance 55 pF/mu m(2) (footprint area) which is 10 times higher than the commercially available discrete and on-chip (65 nm technology node) decoupling capacitors is presented. The electrodes of the capacitor are based on vertically aligned carbon nanofibers (CNFs) capable of being integrated directly on CMOS chips. The carbon nanofibers employed in this study were grown on CMOS chips using direct current plasma enhanced chemical vapor deposition (DC-PECVD) technique at CMOS compatible temperature. The carbon nanofibers were grown at temperature from 390 degrees C to 550 degrees C. The capacitance of the carbon nanofibers was measured by cyclic voltammetry and thus compared. Futhermore the capacitance of decoupling capacitor was measured using different voltage scan rate to show their high charge storage capability and finally the cyclic voltammetry is run for 1000 cycles to assess their suitability as electrode material for decoupling capacitor. Our results show the high specific capacitance and long-term reliability of performance of the on-chip decoupling capacitors. Moreover, the specific capacitance shown is larger for carbon nanofibers grown at higher temperature.

Low temperature

Carbon nanofibers

Decoupling capacitor

CMOS

Författare

Muhammad Amin

Chalmers, Mikroteknologi och nanovetenskap (MC2), Elektronikmaterial och system

Gert Göransson

Göteborgs universitet

Vincent Desmaris

Smoltek AB

Peter Enoksson

Chalmers, Mikroteknologi och nanovetenskap (MC2), Elektronikmaterial och system

Solid-State Electronics

0038-1101 (ISSN)

Vol. 107 15-19

Styrkeområden

Nanovetenskap och nanoteknik

Transport

Produktion

Energi

Materialvetenskap

Ämneskategorier

Bearbetnings-, yt- och fogningsteknik

Nanoteknik

Drivkrafter

Innovation och entreprenörskap

Infrastruktur

Nanotekniklaboratoriet

DOI

10.1016/j.sse.2015.01.022