Evaluating Branch Predictor Configurations for a MIPS-like Pipeline
Konferensbidrag (offentliggjort, men ej förlagsutgivet), 2014

In this report, we investigate the implementation and efficiency of different types of branch predictors. A configurable VHDL model of a branch predictor unit, composed of a branch direction predictor and a branch target buffer, has been implemented. In order to make informed hardware decisions, different branch predictor configurations are simulated using the open source SimpleScalar simulator and the MiBench benchmark suite. The target architecture is a 7-stage 32-bit MIPS-based pipeline with two instruction fetch stages.


Fredrik Brosser

Chalmers, Data- och informationsteknik

Karthik Manchanahalli Rajendra Prasad

Chalmers, Data- och informationsteknik

Alen Bardizbanyan

Chalmers, Data- och informationsteknik, Datorteknik

Per Larsson-Edefors

Chalmers, Data- och informationsteknik, Datorteknik

Swedish System-on-Chip Conference


Informations- och kommunikationsteknik



Mer information