The halo algorithm-an algorithm for hierarchical design of rule checking of VLSI circuits
Artikel i vetenskaplig tidskrift, 1993

The halo algorithm, a new and efficient hierarchical algorithm for corner-based design rule checking, is presented. The basic idea is to check each cell in its context by first identifying all elements that interact with the cell, thereby completely eliminating the rechecks of the traditional hierarchical methods. Identical interactions, repeated at several instances of a cell, are identified and checked as one interaction. The concept of the inverse layout tree is introduced to handle the interacting primitives. No restrictions are enforced on the hierarchical structure of the layout, and error messages are placed in the cells where the errors should be corrected. Performance is exemplified using several test-circuits. It is shown that the halo algorithm offers a five to twentyfold speed increase when the hierarchical circuit description is verified instead of a flattened description.


Error correction

Solid state circuits

Algorithm design and analysis

Circuit testing


Very large scale integration


Nils Hedenstierna

Institutionen för fasta tillståndets elektronik

Kjell Jeppson

Institutionen för mikroelektronik och nanovetenskap

Institutionen för fasta tillståndets elektronik

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

0278-0070 (ISSN)

Vol. 12 265 - 272


Elektroteknik och elektronik