Kjell Jeppson
Huvudtemat för min forskning har varit prestandaegenskaper (snabbhet, effektförbrukning) hos integrerade kretsar (mikrochips) och då framför allt hos tillämpningsspecifika kretsar (eng. application specific integrated circuits, ASICs). De senaste åren har min forskning fokuserat på högfrekvensegenskaper hos fälteffekttransistorer med grafen som kanalmaterial. Där har jag bidragit med modeller för laddningsbärarnas rörlighet (mobilitet) och hur denna rörlighet påverkas av det transversella elektriska fältet från styrelektroden. Förknippat med detta har jag utvecklat fysikbaserade metoder för att extrahera transistorns modellparametrar ur mätdata.
Medlem sedan 1996 i den tekniska programkommitten för IEEE International Conference on Microelectronic Test Structures (ICMTS), en konferens som 1999 arrangerades i Göteborg.
Visar 128 publikationer
A Parameter Extraction Methodology for Graphene Field-Effect-Transistors
A two-step parameter extraction methodology for graphene field-effect transistors
Graphene FET on diamond for high-frequency electronics
Mobility degradation and series resistance in graphene field-effect transistors
Properties of Undoped Few-Layer Graphene-Based Transparent Heaters
Describing broadband terahertz response of graphene FET detectors by a classical model
A linear-array of 300-GHz antenna integrated GFET detectors on a flexible substrate
Wide Bandwidth Terahertz Mixers Based On Graphene FETs
Thermal Characterization of Low-Dimensional Materials by Resistance Thermometers
Improving Thermal Transport at Carbon Hybrid Interfaces by Covalent Bonds
Low-frequency Noise Characterization of Graphene FET THz Detectors
A flexible and stackable 3D interconnect system using growth-engineered carbon nanotube scaffolds
Test structures for studying flexible interconnect supported by carbon nanotube scaffolds
Chemical vapor deposition grown graphene on Cu-Pt alloys
The Effects of Graphene-Based Films as Heat Spreaders for Thermal Management in Electronic Packaging
Embedded Fin-Like Metal/CNT Hybrid Structures for Flexible and Transparent Conductors
Vertically aligned CNT-Cu nano-composite material for stacked through-silicon-via interconnects
Finite element simulation of 2D-based materials as heat spreaders
2D HEAT DISSIPATION MATERIALS FOR MICROELECTRONICS COOLING APPLICATIONS
Synthesis and Applications of Two-Dimensional Hexagonal Boron Nitride in Electronics Manufacturing
Enhanced Cold Wall CVD Reactor Growth of Horizontally Aligned Single-walled Carbon Nanotubes
Large area and uniform monolayer graphene CVD growth on oxidized copper in a cold wall reactor
Vertically stacked carbon nanotube-based interconnects for through silicon via application
Tape-Assisted Transfer of Carbon Nanotube Bundles for Through-Silicon-Via Applications
Improved Heat Spreading Performance of Functionalized Graphene in Microelectronic Device Application
Cooling Hot Spots by hexagonal Boron Nitride Heat Spreaders
Timing- and power-driven ALU design training using spreadsheet-based arithmetic exploration
Exploring prefix-tree adders using excel spreadsheets
Three- and Four-Point Hamer-type MOSFET Parameter Extraction Methods Revisited
A learning tool MOSFET model A stepping-stone from the square-law model to BSIM4
Formation of three-dimensional carbon nanotube structures by controllable vapor densification
Carbon Nanotubes in Electronics Interconnect Applications with a Focus on 3D-TSV Technology
Through-Silicon Vias Filled With Densified and Transferred Carbon Nanotube Forests
Electrical Interconnects Made of Carbon Nanotubes: Applications in 3D Chip Stacking
Training Design Methodology Skills at the Master’s Level
Benchmarking assembly materials for vertically aligned carbon nanotubes into microsystems
Carbon-Nanotube Through-Silicon Via Interconnects for Three-Dimensional Integration
Dry densification of carbon nanotube bundles
Through silicon vias filled with planarized carbon nanotube bundles
3D chip stacking using planarized carbon nanotubes as through-silicon-vias
Microelectronics based on Linear Relationships
Noise Interaction Between Power Distribution Grids and Substrate
Increasing student examination rate by use of weekly home assignments
A New Master's Program in Integrated Electronic System Design
Evaluation of Using Active Circuitry for Substrate Noise Suppression
Evaluation of Active Cancellation of Substrate-Noise in Mixed-Signal ICs
Compact Spreading Resistance Model for Rectangular Contacts on Uniform and Epitaxial Substrates
Exposed Datapath for Efficient Computing
gm/IDS-related MOSFET Modelling for Analog Circuit Design
gm/ID-related MOSFET modeling for analog circuit design
Substrate Noise Reduction Using Active Circuitry
A High-Frequency Extension of a Surface-Potential-Based Substrate Model for Noise Coupling Analysis
Properties and Modeling of Ground Structures for Reducing Substrate Noise Coupling in ICs
Lab on the Web - Looking at Different Ways of Experiencing Electronic Experiments
Piece-wise modelling - bringing the essentials of MOSFET modelling to a new student generation
MOSFET Modelling for the new millenium
MOSFET Modelling for Non-Physics Undergraduate Students in the First Decade of the New Millenium
Exposed Datapath for Efficient Computing
Modeling of Rectangular Contacts for Noise Coupling Analysis in Homogeneous Substrates
A Surface Potential Model for Predicting Substrate Noise Coupling in Integrated Circuits
Influence of Guard Bands on Substrate Noise Coupling
SHARING ONLINE LABORATORIES AND THEIR COMPONENTS - A new learning experience
A Surface Potential Model for Predicting Substrate Noise Coupling in Integrated Circuits
Resistance Modeling in 1D, 2D, and 3D for Substrate Networks
Theory of a room-temperature silicon quantum dot device as a sensitive electrometer
Resistance Modelling in 1D, 2D, and 3D for Substrate Networks
Substrate Resistance Modeling for Noise Coupling Analysis
Substrate Resistance Modelling in One, Two and Three Dimensions
FlexSoC: Combining Flexibility and Efficiency in SoC Designs
An Accurate Pi Resistor Network for Substrate Coupling Estimation
A new test structure for parasitic resistance extraction in bipolar transistors
Extraction of the intrinsic base region sheet resistance in bipolar transistors
On DC modeling of the base resistance in bipolar transistors
A new procedure for extraction of series resistances for bipolar transistors from DC measurements
Stress and recovery transients in bipolar transistors and MOS structures
A new direct extraction algorithm for intrinsic Gummel-Poon BJT model parameters
Parameter extraction for bipolar transistors
Static Characterization and parameter Extraction in MOS Transistors
Test chip and data considerations for MOS parameter extraction
A new method of determining the effective channel width and its dependence on the gate voltage
Direct extraction of MOS transistor model parameters
Analytical extraction method for submicron MOS transistor model parameters in the linear region
A direct method to extract effective geometries and series resistances of MOS transistors
Single Event Upset Behavior of CMOS Static RAM Cells
Comments on "A module generator for optimized CMOS buffers"
The halo algorithm-an algorithm for hierarchical design of rule checking of VLSI circuits
A direct extraction algorithm for a submicron MOS transistor model
Formal definitions of edge-based geometric design rules
An efficient parameter extraction algorithm for MOS transistor models
Extraction of series-resistance-independent MOS transistor model parameters
A parallel hierarchical design rule checker
A fast method of parameter extraction for MOS transistors
The Use of Inverse Layout Trees for Hierarchical Design Rule Checking
The Use of Inverse Layout Trees for Hierarchical Design Rule Checking
VLSI kretskonstruktion och avancerad mikroelektronik 1972-1988
Dynamic Rams - how they developed during the late 1970´s
New algorithms for increased efficiency in hierarchical design rule checking
CMOS Circuit Speed and Buffer Optimization
A Physical Approach of MNOS LSI Memory Testing
Retention Testing of MNOS LSI Memories
Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices
Unintentional writing of a FAMOS memory device during reading
Influence of the channel width on the threshold voltage modulation in MOSFETs
A content-addressable memory cell with MNOS transistors
Ladda ner publikationslistor
Du kan ladda ner denna lista till din dator.
Filtrera och ladda ner publikationslista
Som inloggad användare hittar du ytterligare funktioner i MyResearch.
Du kan även exportera direkt till Zotero eller Mendeley genom webbläsarplugins. Dessa hittar du här:
Zotero Connector
Mendeley Web Importer
Tjänsten SwePub erbjuder uttag av Researchs listor i andra format, till exempel kan du få uttag av publikationer enligt Harvard och Oxford i .RIS, BibTex och RefWorks-format.
Visar 1 forskningsprojekt
Thermal management with carbon nanotube architectures (THEMA-CNT)