FusionCache: Using LLC tags for DRAM cache
Paper i proceeding, 2018

DRAM caches have been shown to be an effective way to utilize the bandwidth and capacity of 3D stacked DRAM. Although they can capture the spatial and temporal data locality of applications, their access latency is still substantially higher than conventional on-chip SRAM caches. Moreover, their tag access latency and storage overheads are excessive. Storing tags for a large DRAM cache in SRAM is impractical as it would occupy a significant fraction of the processor chip. Storing them in the DRAM itself incurs high access overheads. Attempting to cache the DRAM tags on the processor adds a constant delay to the access time. In this paper, we introduce FusionCache, a DRAM cache that offers more efficient tag accesses by fusing DRAM cache tags with the tags of the on-chip Last Level Cache (LLC). We observe that, in an inclusive cache model where the DRAM cachelines are multiples of on-chip SRAM cachelines, LLC tags could be re-purposed to access a large part of the DRAM cache contents. Then, accessing DRAM cache tags incurs zero additional latency in the common case.

Dynamic random access storage

Three dimensional integrated circuits

Static random access storage

Författare

Evangelos Vasilakis

Chalmers, Data- och informationsteknik, Datorteknik

Vasileios Papaefstathiou

Foundation for Research and Technology Hellas (FORTH)

Pedro Petersen Moura Trancoso

Chalmers, Data- och informationsteknik, Datorteknik

Ioannis Sourdis

Chalmers, Data- och informationsteknik, Datorteknik

Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018

Vol. 2018-January 593-596

2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018
Dresden, Germany,

Ämneskategorier

Datorteknik

Telekommunikation

Kommunikationssystem

DOI

10.23919/DATE.2018.8342077

Mer information

Senast uppdaterat

2019-03-18