Madhavan Manivannan

Research Engineer at Computer Engineering (Chalmers)

Source: chalmers.se
gravatar.com image

Showing 32 publications

2024

SWEEP: Adaptive Task Scheduling for Exploring Energy Performance Trade-offs

Jing Chen, Madhavan Manivannan, Bhavishya Goel et al
Proceedings - 2024 IEEE International Parallel and Distributed Processing Symposium, IPDPS 2024, p. 325-336
Paper in proceeding
Show project
Show project
2023
Open Access icon

JOSS: Joint Exploration of CPU-Memory DVFS and Task Scheduling for Energy Efficiency

Jing Chen, Madhavan Manivannan, Bhavishya Goel et al
52nd International Conference on Parallel Processing (ICPP 2023), p. 828-838
Paper in proceeding
Show project
Show project
2023

SoK: Analysis of Root Causes and Defense Strategies for Attacks on Microarchitectural Optimizations

Nadja Holtryd, Madhavan Manivannan, Per Stenström
Proceedings - 8th IEEE European Symposium on Security and Privacy, Euro S and P 2023, p. 631-650
Paper in proceeding
Show project
2023
Open Access icon

Approx-RM: Reducing Energy on Heterogeneous Multicore processors under Accuracy and Timing Constraints

Muhammad Waqar Azhar, Madhavan Manivannan, Per Stenström
Transactions on Architecture and Code Optimization. Vol. 20 (3)
Journal article
Show project
Show project
Show project
2023

eProcessor: European, Extendable, Energy-Efficient, Extreme-Scale, Extensible, Processor Ecosystem

Lluc Alvarez, Abraham Ruiz, Arnau Bigas-Soldevilla et al
Proceedings of the 20th ACM International Conference on Computing Frontiers 2023, CF 2023, p. 309-314
Paper in proceeding
2023

SCALE: Secure and Scalable Cache Partitioning

Nadja Holtryd, Madhavan Manivannan, Per Stenström
Proceedings of the 2023 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2023, p. 68-79
Paper in proceeding
2022

STEER: Asymmetry-aware Energy Efficient Task Scheduler for Cluster-based Multicore Architectures

Jing Chen, Madhavan Manivannan, Bhavishya Goel et al
Proceedings - Symposium on Computer Architecture and High Performance Computing, p. 326-335
Paper in proceeding
Show project
2022
Open Access icon

Cooperative Slack Management: Saving Energy of Multicore Processors by Trading Performance Slack between QoS-Constrained Applications

Mehrzad Nejat, Madhavan Manivannan, Miquel Pericas et al
Transactions on Architecture and Code Optimization. Vol. 19 (2)
Journal article
2022
Open Access icon

ERASE: Energy Efficient Task Mapping and Resource Management for Work Stealing Runtimes

Jing Chen, Madhavan Manivannan, Mustafa Abduljabbar et al
Transactions on Architecture and Code Optimization. Vol. 19 (2)
Journal article
Show project
Show project
2021

CBP: Coordinated management of cache partitioning, bandwidth partitioning and prefetch throttling

Nadja Holtryd, Madhavan Manivannan, Per Stenström et al
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT. Vol. 2021-September, p. 213-225
Paper in proceeding
2020

Enhancing thread-level parallelism in asymmetric multicores using transparent instruction offloading

Jeckson Dellagostin Souza, Madhavan Manivannan, Miquel Pericas et al
Proceedings - Design Automation Conference. Vol. 2020-July
Paper in proceeding
2020

LEGaTO: Low-Energy, Secure, and Resilient Toolset for Heterogeneous Computing

B. Salami, K. Parasyris, A. Cristal et al
PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), p. 169-174
Paper in proceeding
2020
Open Access icon

Coordinated management of DVFS and cache partitioning under QoS constraints to save energy in multi-core systems

Mehrzad Nejat, Madhavan Manivannan, Miquel Pericas et al
Journal of Parallel and Distributed Computing. Vol. 144, p. 246-259
Journal article
2020

DELTA: Distributed Locality-Aware Cache Partitioning for Tile-based Chip Multiprocessors

Nadja Holtryd, Madhavan Manivannan, Per Stenström et al
Proceedings - 2020 IEEE 34th International Parallel and Distributed Processing Symposium, IPDPS 2020, p. 578-589
Paper in proceeding
Show project
2020

Scheduling Task-parallel Applications in Dynamically Asymmetric Environments

Jing Chen, Pirah Noor Soomro, Mustafa Abduljabbar et al
ACM International Conference Proceeding Series
Paper in proceeding
Show project
2020

Coordinated Management of Processor Configuration and Cache Partitioning to Optimize Energy under QoS Constraints

Mehrzad Nejat, Madhavan Manivannan, Miquel Pericas et al
Proceedings - 2020 IEEE 34th International Parallel and Distributed Processing Symposium, IPDPS 2020, p. 590-601
Paper in proceeding
2020

Enhancing Multithreaded Performance of Asymmetric Multicores with SIMD Offloading

Jeckson Dellagostin Souza, Madhavan Manivannan, Miquel Pericas et al
Proceedings of the 2020 Design, Automation and Test in Europe Conference and Exhibition, DATE 2020, p. 967-970
Paper in proceeding
2018

Global dead-block management for task-parallel programs

Madhavan Manivannan, Miquel Pericas, Vasileios Papaefstathiou et al
Transactions on Architecture and Code Optimization. Vol. 15 (3)
Journal article
2017

Runtime-Assisted Global Cache Management for Task-based Parallel Programs

Madhavan Manivannan, Miquel Pericas, Vasileios Papaefstathiou et al
IEEE Computer Architecture Letters. Vol. 16 (2), p. 145-148
Journal article
Show project
2016

RADAR: Runtime-assisted dead region management for last-level caches

Madhavan Manivannan, Vasileios Papaefstathiou, Miquel Pericas et al
Proceedings - International Symposium on High-Performance Computer Architecture. Vol. 2016-April, p. 644-656
Paper in proceeding
2016

RADAR: Run-time assisted Dead-Region Management for Last-Level Caches

Madhavan Manivannan, Miquel Pericas, Vasileios Papaefstathiou et al
IEEE International Symposium on High Performance Computer Architecture, p. 11-
Paper in proceeding
2016

A Case for Runtime-Assisted Global Cache Management

Madhavan Manivannan, Miquel Pericas, Vasileios Papaefstathiou et al
Report
2015

RADAR: Runtime-Assisted Dead Region Management for Last-Level Caches

Madhavan Manivannan, Vasileios Papaefstathiou, Miquel Pericas et al
Report
2014

Runtime-guided cache coherence optimizations in multi-core architectures

Madhavan Manivannan, Per Stenström
Proceedings of the International Parallel and Distributed Processing Symposium, IPDPS, p. 625-636
Paper in proceeding
2013

Efficient Forwarding of Producer-Consumer Data in Task-based Programs

Madhavan Manivannan, Anurag Negi, Per Stenström
Report
2013

Runtime-Guided Cache Coherence Optimizations in Multi-core Architectures

Madhavan Manivannan, Per Stenström
Report
2013

Efficient Forwarding of Producer-Consumer Data in Task-based Programs

Madhavan Manivannan, Anurag Negi, Per Stenström
Proceedings of the International Conference on Parallel Processing. 40th International Conference on Parallel Processing, ICPP 2013, Lyon, 1-4 October 2013, p. 517-522
Paper in proceeding
2011

Implications of Merging Phases on Scalability of Multi-core Architectures

Madhavan Manivannan, Ben Juurlink, Per Stenström
Proceedings of the International Conference on Parallel Processing. 40th International Conference on Parallel Processing, ICPP 2011, Taipei City, 13-16 September 2011, p. 622-631
Paper in proceeding
2011

Implications of Merging Phases on Scalability of Multicore Architectures

Madhavan Manivannan, Ben Juurlink, Per Stenström
Internantional Conference on Supercomputing (ICS), p. Page 380-
Conference poster
2010

Implications of Serial Reduction Phases in Data Mining Applications on Scalability of Multi-core Designs

Madhavan Manivannan, Per Stenström
Proceedings of the Third Swedish Workshop on Multicore Computing
Other conference contribution

Download publication list

You can download this list to your computer.

Filter and download publication list

As logged in user (Chalmers employee) you find more export functions in MyResearch.

You may also import these directly to Zotero or Mendeley by using a browser plugin. These are found herer:

Zotero Connector
Mendeley Web Importer

The service SwePub offers export of contents from Research in other formats, such as Harvard and Oxford in .RIS, BibTex and RefWorks format.

There are no projects.
There might be more projects where Madhavan Manivannan participates, but you have to be logged in as a Chalmers employee to see them.

Feedback and support

If you have questions, need help, find a bug or just want to give us feedback you may use this form, or contact us per e-mail research.lib@chalmers.se.

About

Research.chalmers.se contains research information from Chalmers University of Technology, Sweden. It includes information on projects, publications, research funders and collaborations.

More about coverage period and what is publicly available

Privacy and cookies

Accessibility

Citation Style Language
citeproc-js (Frank Bennett)

Links

Chalmers Library
Chalmers Research
Chalmers Student Theses

Chalmers University of Technology

SE-412 96 GOTHENBURG, SWEDEN
PHONE: +46 (0)31-772 10 00
WWW.CHALMERS.SE